Electronic Components Datasheet Search
  English  ▼

X  

4559 Datasheet(PDF) 137 Page - Renesas Technology Corp

Part # 4559
Description  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4559 Datasheet(HTML) 137 Page - Renesas Technology Corp

Back Button 4559 Datasheet HTML 133Page - Renesas Technology Corp 4559 Datasheet HTML 134Page - Renesas Technology Corp 4559 Datasheet HTML 135Page - Renesas Technology Corp 4559 Datasheet HTML 136Page - Renesas Technology Corp 4559 Datasheet HTML 137Page - Renesas Technology Corp 4559 Datasheet HTML 138Page - Renesas Technology Corp 4559 Datasheet HTML 139Page - Renesas Technology Corp 4559 Datasheet HTML 140Page - Renesas Technology Corp 4559 Datasheet HTML 141Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 148 page
background image
Rev.1.04
Aug 23, 2007
Page 137 of 146
REJ03B0188-0104
4559 Group
Skip condition
Detailed description
−−
No operation; Adds 1 to program counter value, and others remain unchanged.
−−
Puts the system in clock operating mode by executing the POF instruction after executing the EPOF
instruction.
−−
Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF
instruction.
−−
Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1
−
Skips the next instruction when the P flag is “1”.
After skipping, the P flag remains unchanged.
Executes the next instruction when the P flag is “0”.
(WDF1) = 1
Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is “1”. When the
WDF1 flag is “0”, executes the next instruction. Also, stops the watchdog timer function when executing the
WRST instruction immediately after the DWDT instruction.
−−
Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
−−
System reset occurs.
−−
Clears (0) to the high-order bit reference enable flag UPTF.
−−
Sets (1) to the high-order bit reference enable flag UPTF.
(VDF) = 1
−
Skips the next instruction when voltage drop detection circuit flag VDF is “1”. Execute instruction when VPF
is “0”.
After skipping, the contents of VDF remains unchanged.
−−
Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com