Electronic Components Datasheet Search
  English  ▼

X  

C200 Datasheet(PDF) 20 Page - Intel Corporation

Part # C200
Description  Intel® 6 Series Chipset and Intel® C200 Series Chipset
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

C200 Datasheet(HTML) 20 Page - Intel Corporation

Back Button C200 Datasheet HTML 16Page - Intel Corporation C200 Datasheet HTML 17Page - Intel Corporation C200 Datasheet HTML 18Page - Intel Corporation C200 Datasheet HTML 19Page - Intel Corporation C200 Datasheet HTML 20Page - Intel Corporation C200 Datasheet HTML 21Page - Intel Corporation C200 Datasheet HTML 22Page - Intel Corporation C200 Datasheet HTML 23Page - Intel Corporation C200 Datasheet HTML 24Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 82 page
background image
Errata
20
Specification Update
11.
SATA Differential Return Loss Violations
Problem:
The Intel 6 Series Chipset and Intel C200 Series Chipset SATA buffer capacitance may
be higher than expected.
Implication: There are no known functional failures. This may cause a violation of the SATA-IO*
compliance test for Receiver or Transmitter Differential Return Loss.
Workaround: None.
Note:
Intel has obtained a waiver for the SATA-IO building block status.
Status:
No Plan to Fix.
12.
High-speed USB 2.0 Transmit Signal Amplitude
Problem:
Intel 6 Series Chipset and Intel C200 Series Chipset High-speed USB 2.0 transmit
signal amplitude may exceed the USB 2.0 specification.
• USB 2.0 Specification Transmit Eye template maximum boundary is +/- 525 mV
following bit transitions and +/- 475 mV for non-transitional bit patterns.
• USB 2.0 Specification VHSOH maximum is 440 mV.
Implication: There are no known functional failures.
Workaround: None.
Status:
No Plan to Fix.
13.
Delayed Periodic Traffic Timeout Issue
Problem:
If a periodic interrupt transaction is pushed out to the x+4 microframe boundary, the
RMH may not wait for the transaction to timeout before starting the next transaction.
Implication: If the next full-speed or low-speed transaction is intended for the same device targeted
by the periodic interrupt, the successful completion of that transaction is device
dependent and cannot be guaranteed. The implication may differ depending on the
nature of the transaction:
• If the transaction is asynchronous and the device does not respond, it will
eventually be retried with no impact.
• If the transaction is periodic and the device does not respond, the transfer may be
dropped. A single dropped periodic transaction should not be noticeable by end
user.
Note:
This issue has only been seen in a synthetic environment.
Workaround: None.
Status:
No Plan to Fix.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com