Electronic Components Datasheet Search
  English  ▼

X  

C200 Datasheet(PDF) 55 Page - Intel Corporation

Part # C200
Description  Intel® 6 Series Chipset and Intel® C200 Series Chipset
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

C200 Datasheet(HTML) 55 Page - Intel Corporation

Back Button C200 Datasheet HTML 51Page - Intel Corporation C200 Datasheet HTML 52Page - Intel Corporation C200 Datasheet HTML 53Page - Intel Corporation C200 Datasheet HTML 54Page - Intel Corporation C200 Datasheet HTML 55Page - Intel Corporation C200 Datasheet HTML 56Page - Intel Corporation C200 Datasheet HTML 57Page - Intel Corporation C200 Datasheet HTML 58Page - Intel Corporation C200 Datasheet HTML 59Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 82 page
background image
Specification Update
55
Documentation Changes
13.
Auxiliary Trip Point Lock Bit Correction
Section 22.2.5 TSTTP—Thermal Sensor Temperature Trip Point Register bits 23:16 are
changed as shown:
14.
Top Swap Updates
a. Section 10.1.44 BUC—Backed Up Control Register bit 0 is changed as shown:
b. BOOT_BLOCK_SIZE soft strap name is changed to BIOS Boot-Block size soft strap.
c. Table 2-27 is updated as shown:
Bit
Description
23:16
Auxiliary Trip Point Setting (ATPS) — R/W. These bits set the Auxiliary trip point.
These bits are lockable using programming the policy-lock down bit (bit 7) of TSPC
register.
These bits may only be programmed from 0h to 7Fh. Setting bit 23 is not supported.
Bit
Description
0
Top Swap (TS) — R/W.
0 = PCH will not invert A16.
1 = PCH will invert A16, A17, or A18 for cycles going to the BIOS space.
If booting from LPC (FWH), then the boot-block size is 64 KB and A16 is inverted if
Top Swap is enabled.
If booting from SPI, then the BIOS Boot-Block size soft strap determines if A16, A17,
or A18 should be inverted if Top Swap is enabled.
If PCH is strapped for Top Swap (GNT3#/GPIO55 is low at rising edge of PWROK),
then this bit cannot be cleared by software. The strap jumper should be removed and
the system rebooted.
Signal
Usage
When
Sampled
Comment
GNT3# /
GPIO55
Top-Block
Swap
Override
Rising edge
of PWROK
The signal has a weak internal pull-up. If the signal is sampled low,
this indicates that the system is strapped to the “top-block swap”
mode.
The status of this strap is readable using the Top Swap bit (Chipset
Config Registers: Offset 3414h:Bit 0).
NOTES:
1.
The internal pull-up is disabled after PLTRST# deasserts.
2.
Software will not be able to clear the Top Swap bit until the
system is rebooted without GNT3#/GPIO55 being pulled
down.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com