Electronic Components Datasheet Search
  English  ▼

X  

C200 Datasheet(PDF) 45 Page - Intel Corporation

Part # C200
Description  Intel® 6 Series Chipset and Intel® C200 Series Chipset
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

C200 Datasheet(HTML) 45 Page - Intel Corporation

Back Button C200 Datasheet HTML 41Page - Intel Corporation C200 Datasheet HTML 42Page - Intel Corporation C200 Datasheet HTML 43Page - Intel Corporation C200 Datasheet HTML 44Page - Intel Corporation C200 Datasheet HTML 45Page - Intel Corporation C200 Datasheet HTML 46Page - Intel Corporation C200 Datasheet HTML 47Page - Intel Corporation C200 Datasheet HTML 48Page - Intel Corporation C200 Datasheet HTML 49Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 82 page
background image
Specification Update
45
Documentation Changes
IDE_CONFIG—IDE I/O Configuration Register
(SATA–D31:F2)
Address Offset: 54h–57h
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Note:
This register is R/W to maintain software compatibility. These bits have no effect on
hardware.
d. Section 15.1.21 IDE_TIM — IDE Timing Register is modified as shown:
e. The following paragraph is added to the register summary of section 15.1.21
IDE_TIM — IDE Timing Register:
Bits 14:12 and 9:0 of this register are R/W to maintain software compatibility. These
bits have no effect on hardware.
f. The following registers are added immediately following section 15.1.21:
9:8
SDMA_TIM Field 3— R/W. This field is R/W to maintain software compatibility. This
field has no effect on hardware.
7:6
Reserved
5:4
SDMA_TIM Field 2— R/W. This field is R/W to maintain software compatibility. This
field has no effect on hardware.
3:2
Reserved
1:0
SDMA_TIM Field 1 — R/W. This field is R/W to maintain software compatibility. This
field has no effect on hardware.
Bit
Description
Bit
Description
31:24 Reserved
23:12
IDE_CONFIG Field 2 — R/W. This field is R/W to maintain software compatibility. This
field has no effect on hardware.
11:8
Reserved
7:0
IDE_CONFIG Field 1 — R/W. This field is R/W to maintain software compatibility. This
field has no effect on hardware.
Bit
Description
15
IDE Decode Enable (IDE) — R/W. Individually enable/disable the Primary or
Secondary decode.
0 = Disable.
1 = Enables the PCH to decode the associated Command Block and Control Block.
14:12
IDE_TIM Field 2 — R/W. This field is R/W to maintain software compatibility. This field
has no effect on hardware.
11:10 Reserved
9:0
IDE_TIM Field 1 — R/W. This field is R/W to maintain software compatibility. This field
has no effect on hardware.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com