IP100A LF
Preliminary Data Sheet
87/97
March. 30, 2007
Copyright © 2004, IC Plus Corp.
IP100A LF-DS-R17
BIT
BIT NAME
R/W
BIT DESCRIPTION
7..0
RevisionId
R
Revision ID. RevisionId contains the revision code for the IP100A
LF.
REVISIONID
SILICON REVISION
30
B0
11.6.23 SubsystemId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x2e
Default .......................... 0x0000
Width ............................ 16 bits
BIT
BIT NAME
R/W
BIT DESCRIPTION
15..0
SubsystemId
R
Subsystem ID. SubsystemId contains the value loaded from the
ConfigParm field within an EEPROM during auto initialization of
the IP100A LF.
11.6.24 SubsystemVendorId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x2c
Default .......................... EEPROM Value
Width ............................ 16 bits
BIT
BIT NAME
R/W
BIT DESCRIPTION
15..0
SubsystemVendorId R
Subsystem Vendor ID. SubsystemVendorId contains the value
loaded from the ConfigParm field within an EEPROM during auto
initialization of the IP100A LF.
11.6.25 VendorId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x00
Default .......................... 0x13f0
Width ............................ 16 bits
BIT
BIT NAME
R/W
BIT DESCRIPTION
15..0
VendorId
R
Vendor ID. VendorId contains the unique 16-bit manufacturer’s ID
as allocated by the PCI Special Interest Group. The manufacturer
ID is 0x13F0.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
