Electronic Components Datasheet Search
  English  ▼

X  

HD6433713 Datasheet(PDF) 158 Page - Renesas Technology Corp

Part # HD6433713
Description  single-chip microcontrollers
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6433713 Datasheet(HTML) 158 Page - Renesas Technology Corp

Back Button HD6433713 Datasheet HTML 154Page - Renesas Technology Corp HD6433713 Datasheet HTML 155Page - Renesas Technology Corp HD6433713 Datasheet HTML 156Page - Renesas Technology Corp HD6433713 Datasheet HTML 157Page - Renesas Technology Corp HD6433713 Datasheet HTML 158Page - Renesas Technology Corp HD6433713 Datasheet HTML 159Page - Renesas Technology Corp HD6433713 Datasheet HTML 160Page - Renesas Technology Corp HD6433713 Datasheet HTML 161Page - Renesas Technology Corp HD6433713 Datasheet HTML 162Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 324 page
background image
•
Auto-reload timer operation
Setting bit TMB7 in TMB to 1 causes timer B to function as an 8-bit auto-reload timer.
When a reload value is set in TLB, the same value is loaded into TCB, becoming the value
from which TCB starts its count.
After the count value in TCB reaches H'FF, the next clock signal input causes timer B to
overflow. The TLB value is then loaded into TCB, and the count continues from that value.
The overflow period can be set within a range from 1 to 256 input clocks, depending on the
TLB value.
The clock sources and interrupts in auto-reload mode are the same as for interval mode.
In auto-reload mode (bit TMB7 = 1), setting a new TLB value also initializes TCB.
2.
Operation on external clock
Timer B can operate on an external clock input as an event signal at pin P10/IRQ0. External
clock operation is selected by setting bits TMB2 to TMB0 in timer mode register B to all 1’s
(111). TCB can count either rising or falling edges of the input at pin P10/IRQ0.
When timer B is used to count external event input, bit IRQC0 in port mode register 1
(PMR1) should be set to 1, and bit IEN0 in interrupt enable register 1 (IENR1) should be
cleared to 0 to disable IRQ0 interrupt requests.
147



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com