Electronic Components Datasheet Search
  English  ▼

X  

HD6433713 Datasheet(PDF) 189 Page - Renesas Technology Corp

Part # HD6433713
Description  single-chip microcontrollers
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6433713 Datasheet(HTML) 189 Page - Renesas Technology Corp

Back Button HD6433713 Datasheet HTML 185Page - Renesas Technology Corp HD6433713 Datasheet HTML 186Page - Renesas Technology Corp HD6433713 Datasheet HTML 187Page - Renesas Technology Corp HD6433713 Datasheet HTML 188Page - Renesas Technology Corp HD6433713 Datasheet HTML 189Page - Renesas Technology Corp HD6433713 Datasheet HTML 190Page - Renesas Technology Corp HD6433713 Datasheet HTML 191Page - Renesas Technology Corp HD6433713 Datasheet HTML 192Page - Renesas Technology Corp HD6433713 Datasheet HTML 193Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 324 page
background image
Bits 3 to 0: Clock select (SMR13 to SMR10)
Bits 3 to 0 select the clock supplied to SCI1.
Bit 3
Bit 2
Bit 1
Bit 0
Clock
Prescaler
SMR13 SMR12 SMR11
SMR10 Pin SCK1
Source
Divider Ratio
000
0SCK1 output Prescaler S
φ/1024
256
512
(initial value)
1
SCK1 output Prescaler S
φ/256
64
128
1
0
SCK1 output Prescaler S
φ/64
16
32
1
SCK1 output Prescaler S
φ/32
8
16
10
0SCK1 output Prescaler S
φ/16
4
8
1
SCK1 output Prescaler S
φ/8
2
4
1
0
SCK1 output Prescaler S
φ/4
1
2
1
SCK1 output Prescaler S
φ/2
—
1
1
0
0
0
Not used
—
—
—
—
··
·
··
·
··
·
11
0
11
1SCK1 input
External clock —
—
—
10.2.2 Serial Data Register U1 (SDRU1)
Note: * Not fixed
SDRU1 is an 8-bit read/write register. It is used as the data register for the upper 8 bits in 16-bit
transfer (SDRL1 is used for the lower 8 bits).
Data written to SDRU1 is output to SDRL1 starting from the least significant bit (LSB), in
synchronization with the falling edge of the serial clock. This data is than replaced by LSB-first
data input at pin SI1, synchronized with the rising edge of the serial clock. In this way data is
shifted in the direction from the most significant bit (MSB) toward the LSB.
SDRU1 must be written or read only after data transmission or reception is complete.
If this register is read or written while a data transfer is in progress, the data contents are not
guaranteed.
The SDRU1 value upon reset is not fixed.
Serial Clock Period (µs)
φ = 4 MHz
φ = 2 MHz
Bit
Initial value
Read/Write
7
SDRU17
R/W
6
SDRU16
R/W
5
SDRU15
R/W
4
SDRU14
R/W
3
SDRU13
R/W
0
SDRU10
R/W
2
SDRU12
R/W
1
SDRU11
R/W
*
*
*
*
**
**
178



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com