HC210 datasheet(219/228 Pages) ALTERA

219 / 228 page

Altera Corporation

8–31

September 2008

Preliminary

Stratix II ALM Adaptation into HardCopy II Logic

Table 8–19 lists the clock resources available in HardCopy II devices.

Stratix II ALM

Adaptation into

HardCopy II

Logic

The basic logic building block in the Stratix II architecture is the ALM.

Each ALM contains a variety of look-up table- (LUT-) based resources,

two programmable registers, two dedicated full adders, and various

routing resources to and from the ALM.

HardCopy II devices do not have ALM blocks, but use a fine-grain

architecture called HCells. HCells can implement all combinations of

Stratix II ALM and DSP logic. Each HardCopy II companion device

contains an abundance of HCells to implement a Stratix II design

utilizing all available ALMs. Therefore, there are no compatibility

constraints when compiling for HardCopy II devices.

When compiling a Stratix II design into a HardCopy II companion

device, the Quartus II software replaces ALM blocks used in Stratix II

with predefined HCell macros. Unused ALM resources are not

implemented in HardCopy II devices. This allows for optimal placement

of the HardCopy II floor plan and significant power savings.

Figure 8–6 shows an example of a Stratix II ALM block implementation

using only one of the registers. When compiling this Stratix II design for

a HardCopy II companion device, the Quartus II compiler replaces the

Table 8–19. Clock Network Resources and Features Available in HardCopy II

Devices

Resources and Features

Availability

Number of global clock networks

Number of regional clock networks

Global clock input sources

Clock input pins, PLL outputs, logic

array

Regional clock input sources

Clock input pins, PLL outputs, logic

array

Number of unique clock sources in a

quadrant

24 (16 global clocks and 8 regional

clocks)

Number of unique clock sources in the

entire device

48 (16 global clocks and 32 regional

clocks)

Power-down mode

Global and regional clock networks,

dual-regional clock region

Clocking regions for high fan-out

applications

Quadrant region, dual-regional, entire

device via global or regional clock

networks

HC210 Datasheet(PDF) 219 Page - Altera Corporation

HC210 Datasheet(HTML) 219 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL