SEC1210 datasheet(61/218 Pages) MICROCHIP

61 / 218 page

 2013 - 2016 Microchip Technology Inc.

DS00001561C-page 61

SEC1110/SEC1210

FIGURE 10-9:

T=0 INCOMING BYTE FILTER STATE DIAGRAM

Awaiting

Response

IDLE

NULL

Awaiting SW2

S/W INPUTS:

ENABLE (1 bit)

WWT Violation /

WWT Flag;

EOM; Disable

Receiver

Any Character /

FIFO; EOM;

Disable Receiver

INS || ~INS / FIFO;

Disable Receiver

SW1 / FIFO

COUNT (9 bits)

Awaiting Final

Response

(End Transmission)

&& (Count == 0) &&

(ENABLE == 1)

NULL ||

INS ||

~INS

SW1 / FIFO

Other Data / FIFO;

CV Flag; End of

Message

INS (8 bits)

Note: COUNT is not decremented by this state machine.

Effectively, COUNT is only a mode flag, provided by software.

Software provides non-zero here unless SW1 is expected.

If it is 0, INS and ~INS are also discarded, as well as NULL.

If SW1 occurs when it is not expected (COUNT>0), then it

and SW2 are both received. Software must parse the SW1

byte to determine that it expects an SW2 byte from the FIFO.

(End

Transmission)

(Count > 0) &&

(ENABLE == 1)

IDLE

WWT Violation /

WWT Flag;

EOM; Disable

Receiver

WWT Violation /

WWT Flag;

EOM; Disable

Receiver

IDLE

Other Data /

CV Flag; EOM;

Disable Receiver

SEC1210 Datasheet(PDF) 61 Page - Microchip Technology

SEC1210 Datasheet(HTML) 61 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL