Electronic Components Datasheet Search
  English  ▼

X  

FDC37M607 Datasheet(PDF) 134 Page - SMSC Corporation

Part # FDC37M607
Description  ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37M607 Datasheet(HTML) 134 Page - SMSC Corporation

Back Button FDC37M607 Datasheet HTML 130Page - SMSC Corporation FDC37M607 Datasheet HTML 131Page - SMSC Corporation FDC37M607 Datasheet HTML 132Page - SMSC Corporation FDC37M607 Datasheet HTML 133Page - SMSC Corporation FDC37M607 Datasheet HTML 134Page - SMSC Corporation FDC37M607 Datasheet HTML 135Page - SMSC Corporation FDC37M607 Datasheet HTML 136Page - SMSC Corporation FDC37M607 Datasheet HTML 137Page - SMSC Corporation FDC37M607 Datasheet HTML 138Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 182 page
background image
134
Table 56 - I/O Base Address Configuration Register Description
LOGICAL
DEVICE
NUMBER
LOGICAL
DEVICE
REGISTER
INDEX
BASE I/O
RANGE
(NOTE3)
FIXED
BASE OFFSETS
0x07
KYBD
n/a
Not Relocatable
Fixed Base Address: 60,64
+0 : Data Register
+4 : Command/Status Reg.
0x09
Reserved
Note 3: This chip uses ISA address bits [A11:A0] to decode the base address of each of its logical
devices.
Table 57 - Interrupt Select Configuration Register Description
NAME
REG INDEX
DEFINITION
STATE
Interrupt
Request Level
Select 0
Default = 0x00
on Vcc POR or
Reset_Drv
0x70 (R/W)
Bits[3:0] selects which interrupt level is used for
Interrupt 0.
0x00= no interrupt selected.
0x01= IRQ1
0x02= IRQ2
0x03= IRQ3
0x04= IRQ4
0x05= IRQ5
0x06= IRQ6
0x07= IRQ7
0x08= IRQ8
0x09= IRQ9
0x0A= IRQ10
0x0B= IRQ11
0x0C= IRQ12
0x0D= IRQ13
0x0E= IRQ14
0x0F= IRQ15
Note: All interrupts are edge high (except ECP/EPP)
C
Note:
An Interrupt is activated by setting the Interrupt Request Level Select 0 register to a non-zero
value AND :
for the FDC logical device by setting DMAEN, bit D3 of the Digital Output Register.
for the PP logical device by setting IRQE, bit D4 of the Control Port and in addition
for the PP logical device in ECP mode by clearing serviceIntr, bit D2 of the ecr.
for the Serial Port logical device by setting any combination of bits D0-D3 in the IER
and by setting the OUT2 bit in the UART's Modem Control (MCR) Register.
KYBD (refer to the KYBD controller section of this specification).
Note:
IRQ pins must tri-state if not used/selected by any Logical Device. Refer to Note A.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com