| Electronic Components Datasheet Search |
|
FDC37M607 Datasheet(PDF) 157 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
FDC37M607 Datasheet(HTML) 157 Page - SMSC Corporation |
|
157 / 182 page ![]() 157 FIGURE 7A - INPUT CLOCK TIMING NAME DESCRIPTION MIN TYP MAX UNITS t1 Clock Cycle Time for 14.318 MHZ 70 ns t2 Clock High Time/Low Time for 14.318 MHz 35 ns Clock Rise Time/Fall Time (not shown) 5 ns FIGURE 7B - RESET TIMING NAME DESCRIPTION MIN TYP MAX UNITS t4 RESET width (Note 1) 1.5 µs Note 1: The RESET width is dependent upon the processor clock. The RESET must be active while the clock is running and stable. t1 t2 t2 CLOCKI t4 RESET_DRV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |