Electronic Components Datasheet Search
  English  ▼

X  

TMS320C80GF Datasheet(PDF) 69 Page - Texas Instruments

Part # TMS320C80GF
Description  DIGITAL SIGNAL PROCESSOR
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C80GF Datasheet(HTML) 69 Page - Texas Instruments

Back Button TMS320C80GF Datasheet HTML 65Page - Texas Instruments TMS320C80GF Datasheet HTML 66Page - Texas Instruments TMS320C80GF Datasheet HTML 67Page - Texas Instruments TMS320C80GF Datasheet HTML 68Page - Texas Instruments TMS320C80GF Datasheet HTML 69Page - Texas Instruments TMS320C80GF Datasheet HTML 70Page - Texas Instruments TMS320C80GF Datasheet HTML 71Page - Texas Instruments TMS320C80GF Datasheet HTML 72Page - Texas Instruments TMS320C80GF Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 171 page
background image
TMS320C80
DIGITAL SIGNAL PROCESSOR
SPRS023B – JULY 1994 – REVISED OCTOBER 1997
66
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
TC architecture
The transfer controller (TC) is a combined memory controller and DMA (direct memory access) machine. It
handles the movement of data within the ’C80 system as requested by the master processor, parallel
processors, video controller, and external devices. The transfer controller performs the following data
movement and memory control functions:
D MP and PP instruction cache fills
D MP data cache fills and dirty block write-back
D MP and PP direct external accesses (DEAs)
D MP and PP packet transfers
D Externally initiated packet transfers (XPTs)
D VC packet transfers (VCPTs)
D VC shift register transfers (SRTs)
D DRAM/SDRAM refresh
D Host bus request
TC functional block diagram
Figure 52 shows a functional block diagram of the transfer controller. Key features of the TC include:
D Crossbar interface
–
64-bit data path
–
Single-cycle access
D External memory interface
–
4G-Byte address range
–
Dynamically configurable memory cycles
8-, 16-, 32-, or 64-bit bus size
Selectable memory page size
Selectable address multiplexing
Selectable cycle timing
–
Big- or little-endian operation
D Cache, VRAM, refresh controller
–
Programmable refresh rate
–
VRAM block write support
D Independent Src and Dst addressing
–
Autonomous addressing based on packet-transfer parameters
–
Data read and write at different rates
–
Numerous data merging and alignment functions performed during transfer
D Intelligent request prioritization



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com