Electronic Components Datasheet Search
  English  ▼

X  

TMS320C80GF Datasheet(PDF) 79 Page - Texas Instruments

Part # TMS320C80GF
Description  DIGITAL SIGNAL PROCESSOR
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C80GF Datasheet(HTML) 79 Page - Texas Instruments

Back Button TMS320C80GF Datasheet HTML 75Page - Texas Instruments TMS320C80GF Datasheet HTML 76Page - Texas Instruments TMS320C80GF Datasheet HTML 77Page - Texas Instruments TMS320C80GF Datasheet HTML 78Page - Texas Instruments TMS320C80GF Datasheet HTML 79Page - Texas Instruments TMS320C80GF Datasheet HTML 80Page - Texas Instruments TMS320C80GF Datasheet HTML 81Page - Texas Instruments TMS320C80GF Datasheet HTML 82Page - Texas Instruments TMS320C80GF Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 171 page
background image
TMS320C80
DIGITAL SIGNAL PROCESSOR
SPRS023B – JULY 1994 – REVISED OCTOBER 1997
76
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SDRAM support (continued)
SDRAM Mode Register Bit
11
10
9
8
7
6
5
4
3
2
1
0
Meaning
WB
0
0
Read Latency
S/I
Burst Length
Value
0
0
0
0
0
!(UTIME)
UTIME
UTIME&CT0
0
0
0
CT1
UTIME, CT0, CT1 values as input at the start of the MRS cycle
Figure 60. MRS Value
Because the MRS register is programmed through the SDRAM address inputs, the alignment of the MRS data
to the ’C80 logical-address bits is adjusted for the bus size (see Figure 61). The appearance of the MRS bits
on the ’C80 physical-address bus is dependent on the address multiplexing as selected by the AS[2:0] inputs.
’C80 LOGICAL ADDRESS BITS
BS[1:0]
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0 0
X
X
X
X
11
10
9
8
7
6
5
4
3
2
1
0
0 1
X
X
X
11
10
9
8
7
6
5
4
3
2
1
0
X
1 0
X
X
11
10
9
8
7
6
5
4
3
2
1
0
X
X
1 1
X
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
Figure 61. MRS Value Alignment
memory cycles
TMS320C80 external memory cycles are generated by the TC’s external memory controller. The controller’s
state machine generates a sequence of states which define the transition of the memory interface signals. The
state sequence is dependent on the cycle timing selected for the memory access being performed as shown
in Figure 62. Memory cycles consist of row states and the column pipeline (see Figure 62).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com