TMS320C80GF datasheet(70/171 Pages) TI

70 / 171 page

TMS320C80

DIGITAL SIGNAL PROCESSOR

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

TC functional block diagram (continued)

Src MUX and

Alignment

Request Queuing and Prioritization

Cache Buffer

Crossbar

Interface

Src

Controller

Dst

Controller

Packet Transfer

FIFO

Cache, VRAM, and

Refresh Controller

Dst MUX and

Alignment

External

Memory

Interface

Src Control

Registers

Dst Control

Registers

Requests

XPT

Requests

Host

Requests

Figure 52. TC Block Diagram

TC registers

The TC contains four on-chip memory-mapped registers accessible by the MP. TC registers are shown in

Figure 53.

refresh control (REFCNTL) register (0x01820000)

The REFCNTL register controls refresh cycles.

RPARLD

REFRATE

RPARLD

Refresh Pseudo-Address Reload Value

REFRATE

Refresh Interval (in clock cycles)

Figure 53. REFCNTL Register

packet-transfer minimum (PTMIN) register (0x01820004)

The PTMIN register determines the minimum number of cycles that a packet transfer executes before being

suspended by a higher priority packet transfer. Figure 54 shows the PTMIN register.

PTMIN

Figure 54. PTMIN Register

TMS320C80GF Datasheet(PDF) 70 Page - Texas Instruments

TMS320C80GF Datasheet(HTML) 70 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL