| Electronic Components Datasheet Search |
|
S5335 Datasheet(PDF) 20 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
S5335 Datasheet(HTML) 20 Page - Applied Micro Circuits Corporation |
|
20 / 189 page ![]() S5335 – PCI Bus Controller, 3.3V Revision 5.01 – November 30, 2005 AMCC Confidential and Proprietary DS1657 20 Data Sheet Table 4. Address and Data Pins — PCI Local Bus Signal Type Description AD[31:00] t/s Local Bus Address/Data lines. Address and data are multiplexed on the same pins. Each bus opera- tion consists of an address phase followed by one or more data phases. Address phases are identified when the control signal, FRAME#, is asserted. Data transfers occur during those clock cycles in which control signals IRDY# and TRDY# are both asserted. C/BE[3:0]# t/s Bus Command and Byte Enables. These are multiplexed on the same pins. During the address phase of a bus operation, these pins identify the bus command, as shown in the table below. During the data phase of a bus operation, these pins are used as Byte Enables, with C/BE[0]# enabling byte 0 (least significant byte) and C/BE[3]# enabling byte 3 (most significant byte). C/BE[3:0]# Description (during address phase) 00 00 Interrupt Acknowledge 0 0 0 1 Special Cycle 00 10 I/O READ 0 0 1 1 I/O WRITE 01 00 Reserved 01 01 Reserved 0 1 1 0 Memory Read 0 1 1 1 Memory Write 10 00 Reserved 10 01 Reserved 1 0 1 0 Configuration Read 1 0 1 1 Configuration Write 1 1 0 0 MEMORY READ - Multiple 1 1 0 1 Dual Address Cycle 1 1 1 0 Memory Read Line 1 1 1 1 Memory Write and Invalidate PAR t/s Parity. This signal is even parity across the entire AD[31:00] field along with the C/BE[3:0]# field. The parity is stable in the clock following the address phase and is sourced by the master. During the data phase for write operations, the bus master sources this signal on the clock following IRDY# active; during the data phase for read operations, this signal is sourced by the target and is valid on the clock following TRDY# active. The PAR signal therefore has the same timing as AD[31:00}, delayed by one clock. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |