Electronic Components Datasheet Search
  English  ▼

X  

S5335 Datasheet(PDF) 97 Page - Applied Micro Circuits Corporation

Part # S5335
Description  PCI Bus Controller, 3.3V
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMCC [Applied Micro Circuits Corporation]
Direct Link  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

S5335 Datasheet(HTML) 97 Page - Applied Micro Circuits Corporation

Back Button S5335 Datasheet HTML 93Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 94Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 95Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 96Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 97Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 98Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 99Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 100Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 101Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 189 page
background image
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
AMCC Confidential and Proprietary
DS1657
97
Data Sheet
Master-Initiated Termination
Occasionally, a PCI transfer must be terminated by the
initiator. Typically, the initiator terminates a transfer
upon the successful completion of the transfer. Some-
times, the initiator’s bus mastership is relinquished by
the bus arbiter (GNT# is removed), often because
another device requires bus ownership. This is called
initiator preemption and is discussed in later Sections.
When the S5335 is an initiator and does not observe a
DEVSEL# response to its assertion of FRAME#, it ter-
minates the cycle (master abort).
Normal Cycle Completion
A successful data transfer occurs when both the initia-
tor and target assert their respective ready signals,
IRDY# and TRDY#. The last data phase is indicated
by the initiator when FRAME# is deasserted during a
data transfer. A normal cycle completion occurred if
the target does not assert STOP#. Figure 51 shows
the signal relationships defining a normal transfer
completion.
Figure 50. Single Data Phase PCI Bus Write of S5335 Registers (S5335 as Target)
Figure 51. Master-Initiated, Normal Completion (S5335 as either Target or Initiator)
PCI CLOCK
FRAME #
AD[31:0]
C/BE[3:0]#
IRDY#
TRDY#
DEVSEL#
ST O P#
ADDRESS
DATA 1
BYTE EN 1
BUSCOMMAND
1
2
3
4
5
(I)
(I)
(T)
(T)
(I)
(I)
BYTE EN 2
DATA 2
DATA
TRANSFER #1
NO
DATA
TRANSFERRED
6
(T)
IF BURST
ATTEMPT
(I) = DRIVEN BY INITIATOR
(T) = DRIVEN BY TARGET
PCI CLOCK
FRAME #
IRDY#
TRDY#
DEVSEL#
1
2
3
(T)
(T)
(I)
(T)
NORMAL
COMPLETION
(I)
(I) = DRIVEN BY INITIATOR
(T) = DRIVEN BY TARGET
STOP#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com