S5335 datasheet(78/189 Pages) AMCC

78 / 189 page

S5335 – PCI Bus Controller, 3.3V

Revision 5.01 – November 30, 2005

AMCC Confidential and Proprietary

DS1657

Data Sheet

Table 49. Interrupt Control/Status Register

Bit

Description

31:24

Reserved. Always zero.

Interrupt asserted. This read-only status bit indicates that one or more interrupt conditions is present. This bit is

nothing more than the ORing of the interrupt conditions described by bits, 20, 17 and 16 of this register.

Reserved. Always zero.

Master/Target Abort. This bit signifies that an interrupt has been generated due to the S5335 encountering a Master

or Target abort during an S5335 initiated PCI bus cycle. This bit operates as read or write one clear. Writing a one to

this bit causes it to be cleared. Writing a zero to this bit does nothing.

BIST. Built-In Self-Test interrupt. This interrupt occurs when a self test is initiated by the PCI interface writing of the

BIST configuration register. This bit will stay set until cleared by writing a one to this location. Self test completion

codes may be passed to the PCI BIST register by writing to the AGCSTS register.

Read Transfer Complete. This bit signifies that an interrupt has been generated due to the completion of a PCI bus

master operation involving the transfer of data from the PCI bus to the Add-On. This interrupt will occur when the

Master Read Transfer Count register reaches zero. This bit operates as read or write one clear. A write to this bit

with the data of one will cause this bit to be reset; a write to this bit with the data of zero will not change the state of

this bit.

Write Transfer Complete. This bit signifies that an interrupt has been generated due to the completion of a PCI bus

master operation involving the transfer of data to the PCI bus from the Add-On. This interrupt will occur when the

Master Write Transfer Count register reaches zero. This bit operates as read or write one clear. A write to this bit

with the data of one will cause this bit to be reset; a write to this bit with the data of zero will not change the state of

this bit.

Outgoing Mailbox Interrupt. This bit sets when the mailbox selected by bits 12 through 8 of this register is read by

the PCI interface. This bit operates as read or write one clear. A write to this bit with the data as one will cause this

bit to be reset; a write to this bit with the data as zero will not change the state of this bit.

Incoming Mailbox Interrupt. This bit sets when the mailbox selected by bits 4 through 0 of this register are written by

the PCI interface. This bit operates as read or write one clear. A write to this bit with the data of one will cause this

bit to be reset; a write to this bit with the data as zero will not change the state of this bit.

Interrupt on Read Transfer Complete. This bit enables the occurrence of an interrupt when the read transfer count

reaches zero. This bit is read/write.

Interrupt on Write Transfer Complete. This bit enables the occurrence of an interrupt when the write transfer count

reaches zero. This bit is read/write.

Reserved. Always zero.

Enable outgoing mailbox interrupt. This bit allows a read by the PCI of the outgoing mailbox register identified by

bits 11 through 8 to produce an Add-On interface interrupt. This bit is read/write.

11:10

Outgoing Mailbox Interrupt Select. This field selects which of the four outgoing mailboxes is to be the source for

causing an outgoing mailbox interrupt. [00]b selects mailbox 1, [01]b selects mailbox 2, [10]b selects mailbox 3 and

[11]b selects mailbox 4. This field is read/write.

9:8

Outgoing Mailbox Byte Interrupt select. This field selects which byte of the mailbox selected by bits 11 and 10 above

is to actually cause the interrupt. [00]b selects byte 0, [01]b selects byte 1, [10]b selects byte 2, and [11]b selects

byte 3. This field is read/write.

7:5

Reserved. Always zero.

Enable incoming mailbox interrupt. This bit allows a write from the PCI bus to the incoming mailbox register identi-

fied by bits 3 through 0 to produce an Add-On interface interrupt. This bit is read/write.

S5335 Datasheet(PDF) 78 Page - Applied Micro Circuits Corporation

S5335 Datasheet(HTML) 78 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL