Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 184 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 184 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 180Page - Renesas Technology Corp SH7616 Datasheet HTML 181Page - Renesas Technology Corp SH7616 Datasheet HTML 182Page - Renesas Technology Corp SH7616 Datasheet HTML 183Page - Renesas Technology Corp SH7616 Datasheet HTML 184Page - Renesas Technology Corp SH7616 Datasheet HTML 185Page - Renesas Technology Corp SH7616 Datasheet HTML 186Page - Renesas Technology Corp SH7616 Datasheet HTML 187Page - Renesas Technology Corp SH7616 Datasheet HTML 188Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 935 page
background image
Section 5 Interrupt Controller (INTC)
Rev. 2.00 Mar 09, 2006 page 158 of 906
REJ09B0292-0200
Vectors
Interrupt
Priority
Priority
within
Interrupt Source
Vector
No.
Vector
Table
Address
Order
(Initial
Value)
IPR (Bit
Numbers)
IPR
Setting
Unit
VCR (Bit
Numbers)
Default
Priority
SIOF
RERI0
0–127*
2
VBR +
15–0 (0)
IPRE
High
VCRP (14–8) High
TERI0
0–127*
2
(vector No.
(11–8)
↑
VCRP (6–0)
↑
RDFI0
0–127*
2
× 4)
↓
VCRQ (14–8)
TDEI0
0–127*
2
Low
VCRQ (6–0)
SIO1
RERI1
0–127*
2
15–0 (0)
IPRE
High
VCRR (14–8)
TERI1
0–127*
2
(7–4)
↑
VCRR (6–0)
RDFI1
0–127*
2
↓
VCRS (14–8)
TDEI1
0–127*
2
Low
VCRS (6–0)
SIO2
RERI2
0–127*
2
15–0 (0)
IPRE
High
VCRT (14–8)
TERI2
0–127*
2
(3–0)
↑
VCRT (6–0)
RDFI2
0–127*
2
↓
VCRU (14–8)
TDEI2
0–127*
2
Low
VCRU (6–0)
↓
Reserved
128–255 —
—
—
—
—
Low
Notes: 1. An external vector number fetch can be performed without using the auto-vector
numbers shown in this table. The external vector numbers are 0–127.
2. Vector numbers are set in the on-chip vector number register.
3. REF is the refresh control unit within the bus state controller.
4. Set to IRL1–IRL15 or IRQ0–IRQ3 by the EXIMD bit in ICR.
5. In the SH7616, VCRB is a reserved register and must not be accessed.
6. The E-DMAC interrupt (EINT) is the OR of those of the 19 interrupt sources in the
EtherC/E-DMAC status register (EESR) that are enabled by the EtherC/E-DMAC status
interrupt permission register (EESIPR). As the three status bits in the EtherC status
register (ECSR) can be copied into the ECI bit in EESR as an interrupt source, EINT is
input to the INTC as the OR of a maximum of 22 interrupt sources.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com