Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7616 Datasheet(PDF) 186 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 186 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 182Page - Renesas Technology Corp SH7616 Datasheet HTML 183Page - Renesas Technology Corp SH7616 Datasheet HTML 184Page - Renesas Technology Corp SH7616 Datasheet HTML 185Page - Renesas Technology Corp SH7616 Datasheet HTML 186Page - Renesas Technology Corp SH7616 Datasheet HTML 187Page - Renesas Technology Corp SH7616 Datasheet HTML 188Page - Renesas Technology Corp SH7616 Datasheet HTML 189Page - Renesas Technology Corp SH7616 Datasheet HTML 190Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 935 page
background image
Section 5 Interrupt Controller (INTC)
Rev. 2.00 Mar 09, 2006 page 160 of 906
REJ09B0292-0200
5.3.2
Interrupt Priority Level Setting Register B (IPRB)
Interrupt priority level setting register B (IPRB) is a 16-bit read/write register that assigns priority
levels from 0 to 15 to on-chip peripheral module interrupts. IPRB is initialized to H'0000 by a
reset. It is not initialized in standby mode.
Bit:
15
14
13
12
11
10
9
8
E-DMAC
IP3
E-DMAC
IP2
E-DMAC
IP1
E-DMAC
IP0
FRTIP3
FRTIP2
FRTIP1
FRTIP0
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
7
654
321
0
—
———
———
—
Initial value:
0
0
0
0
0
0
0
0
R/W:
R
RRR
RRR
R
Bits 15 to 12—Ethernet Controller Direct Memory Access Controller (E-DMAC) Interrupt
Priority Level 3 to 0 (E-DMACIP3–E-DMACIP0): These bits set the ethernet controller direct
memory access controller (E-DMAC) interrupt priority level. There are four bits, so levels 0–15
can be set.
Bits 11 to 8—16-Bit Free-Running Timer (FRT) Interrupt Priority Level 3 to 0 (FRTIP3–
FRTIP0): These bits set the 16-bit free-running timer (FRT) interrupt priority level. There are four
bits, so levels 0–15 can be set.
Bits 7 to 0—Reserved: These bits are always read as 0. The write value should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com