Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 190 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 190 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 186Page - Renesas Technology Corp SH7616 Datasheet HTML 187Page - Renesas Technology Corp SH7616 Datasheet HTML 188Page - Renesas Technology Corp SH7616 Datasheet HTML 189Page - Renesas Technology Corp SH7616 Datasheet HTML 190Page - Renesas Technology Corp SH7616 Datasheet HTML 191Page - Renesas Technology Corp SH7616 Datasheet HTML 192Page - Renesas Technology Corp SH7616 Datasheet HTML 193Page - Renesas Technology Corp SH7616 Datasheet HTML 194Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 190 / 935 page
background image
Section 5 Interrupt Controller (INTC)
Rev. 2.00 Mar 09, 2006 page 164 of 906
REJ09B0292-0200
Table 5.5
Interrupt Request Sources and IPRA–IPRE
Register
Bits 15 to 12
Bits 11 to 8
Bits 7 to 4
Bits 3 to 0
Interrupt priority level setting
register A
Reserved
DMAC0,
DMAC1
WDT, REF
Reserved
Interrupt priority level setting
register B
E-DMAC
FRT
Reserved
Reserved
Interrupt priority level setting
register C
IRQ0
IRQ1
IRQ2
IRQ3
Interrupt priority level setting
register D
TPU0
TPU1
TPU2
SCIF1
Interrupt priority level setting
register E
SCIF2
SIOF
SIO1
SIO2
As table 5.5 shows, between two and four on-chip peripheral modules are assigned to each
interrupt priority level setting register. Set the priority levels by setting the corresponding 4-bit
groups with values in the range of H'0 (0000) to H'F (1111). H'0 is interrupt priority level 0 (the
lowest); H'F is level 15 (the highest). When two on-chip peripheral modules are assigned to the
same bits (DMAC0 and DMAC1, or WDT and BSC refresh control unit), those two modules have
the same priority. A reset initializes IPRA–IPRE to H'0000. They are not initialized in standby
mode.
5.3.6
Vector Number Setting Register WDT (VCRWDT)
Vector number setting register WDT (VCRWDT) is a 16-bit read/write register that sets the WDT
interval interrupt and BSC compare match interrupt vector numbers (0–127). VCRWDT is
initialized to H'0000 by a reset. It is not initialized in standby mode.
Bit:
15
14
13
12
11
10
9
8
—
WITV6
WITV5
WITV4
WITV3
WITV2
WITV1
WITV0
Initial value:
00000000
R/W:
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
76543210
—
BCMV6 BCMV5 BCMV4 BCMV3 BCMV2 BCMV1 BCMV0
Initial value:
00000000
R/W:
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bits 15 and 7—Reserved: These bits are always read as 0. The write value should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com