DS26521 datasheet(50/258 Pages) MAXIM

50 / 258 page

DS26521 Single T1/E1/J1 Transceiver

50 of 258

The Transmit FDL register (T1TFDL) contains the facility data link (FDL) information that is to be inserted on a byte

basis into the outgoing T1 data stream. The LSB is transmitted first. In D4 mode, only the lower six bits are used.

8.9.5.4 Legacy T1 Receive FDL

It is recommended that the DS26521’s built-in BOC or HDLC controllers be used for most applications requiring

access to the FDL. Table 8-16 shows the registers related to the receive FDL.

Table 8-16. Registers Related to T1 Receive FDL

FRAMER

ADDRESSES

FUNCTION

Receive FDL Register (T1RFDL)

062h

FDL code used to insert transmit FDL.

Receive Latched Status Register 7(RLS7)

096h

Receive FDL full bit is in this register.

Receive Interrupt Mask Register 7(RIM7)

0A6h

Mask bit for RFDL full.

In the receive section, the recovered FDL bits or Fs bits are shifted bit-by-bit into the Receive FDL register

(T1RFDL). Since the T1RFDL is 8 bits in length, it fills up every 2ms (8 x 250

μs). The framer signals an external

controller that the buffer has filled via the RLS7.2 bit. If enabled via RIM7.2, the

INTB pin toggles low, indicating

that the buffer has filled and needs to be read. The user has 2ms to read this data before it is lost. Note that no

zero destuffing is applied for the data provided through the T1RFDL register. The T1RFDL reports the incoming

facility data link (FDL) or the incoming Fs bits. The LSB is received first. In D4 framing mode, T1RFDL updates on

multiframe boundaries and reports only the Fs bits.

8.9.6

E1 Data Link

Table 8-17 shows the registers related to E1 data link.

Table 8-17. Registers Related to E1 Data Link

FRAMER

ADDRESSES

FUNCTION

E1 Receive Align Frame Register (E1RAF)

064h

Receive frame alignment register.

E1 Receive Non-Align Frame Register

(E1RNAF)

065h

Receive non-frame alignment register.

E1 Received Si Bits of the Align Frame

066h

Receive Si bits of the frame alignment frames.

Received Si Bits of the Non-Align Frame

067h

Receive Si bits of the non-frame alignment

frames.

Received Sa4 to Sa8 Bits Register

(E1RSa4 to E1RSa8)

069h, 06Ah,

06Bh, 06Ch,

06Dh

Receive Sa bits.

Transmit Align Frame Register (E1TAF)

164h

Transmit align frame register.

Transmit Non-Align Frame Register

(E1TNAF)

165h

Transmit non-align frame register.

Transmit Si Bits of the Align Frame

166h

Transmit Si bits of the frame alignment frames.

Transmit Si Bits of the Non-Align Frame

167h

Transmit Si bits of the non-frame alignment

frames.

Transmit Sa4 to Sa8 Bits Register

(E1TSa4 to E1TSa8)

169h, 16Ah,

16Bh, 16Ch,

16Dh

Transmit Sa4 to Sa8.

E1 Transmit Sa-Bit Control Register

(E1TSACR)

114h

Transmit sources of Sa control.

DS26521 Datasheet(PDF) 50 Page - Maxim Integrated Products

DS26521 Datasheet(HTML) 50 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL