Electronic Components Datasheet Search
  English  ▼

X  

33903 Datasheet(PDF) 62 Page - Freescale Semiconductor, Inc

Part # 33903
Description  SBC Gen2 with CAN High Speed and LIN Interface
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33903 Datasheet(HTML) 62 Page - Freescale Semiconductor, Inc

Back Button 33903 Datasheet HTML 58Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 59Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 60Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 61Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 62Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 63Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 64Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 65Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 66Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 104 page
background image
Analog Integrated Circuit Device Data
62
Freescale Semiconductor
33903/4/5
SERIAL PERIPHERAL INTERFACE
HIGH LEVEL OVERVIEW
SERIAL PERIPHERAL INTERFACE
HIGH LEVEL OVERVIEW
The device uses a 16 bits SPI, with the following
arrangements:
MOSI, Master Out Slave In bits:
• bits 15 and 14 (called C1 and C0) are control bits to
select the SPI operation mode (write control bit to
device register, read back of the control bits, read of
device flag).
• bit 13 to 9 (A4 to A0) to select the register address.
• bit 8 (P/N) has two functions: parity bit in write mode
(optional, = 0 if not used), Next bit ( = 1) in read mode.
• bit7 to 0 (D7 to D0): control bits
MISO, Master In Slave Out bits:
• bits 15 to 8 (S15 to S8) are device status bits
• bits 7 to 0 (Do7 to Do0) are either extended device
status bits, device internal control register content or
device flags.
The SPI implementation does not support daisy chain
capability.
Figure 43 is an overview of the SPI implementation.
Bit 15
Bit 13
Bit 11
Bit 12
Bit 10
Bit 14
Bit 9 Bit 8
C1
A4
A2
C0
Bit 7
Bit 5
Bit 3
Bit 4
Bit 2
Bit 6
Bit 1 Bit 0
D7
D5
D3
D4
D2
D6
D1
D0
control bits
A3
register address
Parity (optional) or
A0
A1
P/N
data
MOSI
S15
S13
S11
S14
Do7
Do5
Do3
Do4
Do2
Do6
Do1
Do0
S12
S9
S10
S8
MISO
Device Status
Extended Device Status, Register Control bits or Device Flags
Next bit = 1
CS
SCLK
MOSI
MISO Tri-state
Tri-state
SPI Wave Form, and Signals Polarity
S15
S14
Do0
C1
C0
D0
SCLK signal is low outside of CS active
CS active low. Must rise at end of 16 clocks,
MOSI and MISO data changed at SCLK rising edge
and sampled at falling edge. Msb first.
MISO tri-state outside of CS active
Don’t Care
Don’t Care
for write commands, MOSI bits [15, 14] =  [0
Figure 43. SPI Overview



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com