Electronic Components Datasheet Search
  English  ▼

X  

33903 Datasheet(PDF) 80 Page - Freescale Semiconductor, Inc

Part # 33903
Description  SBC Gen2 with CAN High Speed and LIN Interface
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33903 Datasheet(HTML) 80 Page - Freescale Semiconductor, Inc

Back Button 33903 Datasheet HTML 76Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 77Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 78Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 79Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 80Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 81Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 82Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 83Page - Freescale Semiconductor, Inc 33903 Datasheet HTML 84Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 104 page
background image
Table 34. INT Register
MOSI First byte [15-8]
[b_15 b_14] 10_010 [P/N]
MOSI Second Byte, bits 7-0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
01 10_ 010P
CAN failure
MCU req
LIN2 fail
LIN1fail
I/O
SAFE
-
Vmon
Default state
0
0
0
0
0
0
0
0
Condition for default
POR
Bits
Description
b7
CAN failure - control bit for CAN failure INT (CANH/L to GND, VDD or VSUP, CAN over-current, Driver Over Temp, TXD-PD,
RXD-PR, RX2HIGH, and CANBUS Dominate clamp)
0
INT disable
1
INT enable.
b6
MCU req - Control bit to request an INT. INT will occur once when the bit is enable
0
INT disable
1
INT enable.
b5
LIN2 fail - Control bit to enable INT when of failure on LIN2 interface
0
INT disable
1
INT enable.
b4
LIN/1 fail - Control bit to enable INT when of failure on LIN1 interface
0
INT disable
1
INT enable.
b3
I/O - Bit to control I/O interruption: I/O failure
0
INT disable
1
INT enable.
b2
SAFE - Bit to enable INT when of: Vaux over-voltage, VDD over-voltage, VDD Temp pre warning, VDD under-voltage(36),
SAFE resistor mismatch, RST terminal short to VDD, MCU request INT.(37)
0
INT disable
1
INT enable.
b0
VMON - enable interruption by voltage monitoring of one of the voltage regulator: VAUX, 5 V-CAN, VDD (IDD Over-current, VSUV,
VSOV, VSENSELOW, 5V-CAN low or thermal shutdown, VAUX low or VAUX over-current
0
INT disable
1
INT enable.
Notes
36.
If VDD under-voltage is set to 70% of VDD, see bits b6 and b5 in Table 15 on page 68.
37.
Bit 2 is used in conjunction with bit 6. Both bit 6 and bit 2 must be set to 1 to activate the MCU INT request.
Analog Integrated Circuit Device Data
80
Freescale Semiconductor
33903/4/5
SERIAL PERIPHERAL INTERFACE
DETAIL OF CONTROL BITS AND REGISTER MAPPING



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com