Electronic Components Datasheet Search
  English  ▼

X  

ADV7180WBSTZ Datasheet(PDF) 107 Page - Analog Devices

Part # ADV7180WBSTZ
Description  10-Bit, 4횞 Oversampling SDTV Video Decoder
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7180WBSTZ Datasheet(HTML) 107 Page - Analog Devices

Back Button ADV7180WBSTZ Datasheet HTML 103Page - Analog Devices ADV7180WBSTZ Datasheet HTML 104Page - Analog Devices ADV7180WBSTZ Datasheet HTML 105Page - Analog Devices ADV7180WBSTZ Datasheet HTML 106Page - Analog Devices ADV7180WBSTZ Datasheet HTML 107Page - Analog Devices ADV7180WBSTZ Datasheet HTML 108Page - Analog Devices ADV7180WBSTZ Datasheet HTML 109Page - Analog Devices ADV7180WBSTZ Datasheet HTML 110Page - Analog Devices ADV7180WBSTZ Datasheet HTML 111Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 120 page
background image
Data Sheet
ADV7180
Rev. G | Page 107 of 120
48-LEAD LQFP
Mode 1 CVBS Input (Composite Video on AIN2)
All standards are supported through autodetect, 8-bit, 4:2:2 ITU-R BT.656 output on P0 to P7 for the 32-lead LQFP.
Table 112. Mode 1 CVBS Input
Register Address (Hex)
Register Value (Hex)
Notes
00
01
INSEL = CVBS in on AIN2
04
57
Enable SFL
17
41
Select SH1
31
02
Clear NEWAV_MODE, SAV/EAV to suit ADV video encoders
3D
A2
MWE enable manual window, color kill threshold to 2
3E
6A
BLM optimization
3F
A0
BGB optimization
0E
80
Hidden space
55
81
ADC configuration
0E
00
User space
Mode 2 S-Video Input (Y on AIN3 and C on AIN6)
All standards are supported through autodetect, 8-bit, ITU-R BT.656 output on P0 to P7 for the 32-lead LQFP.
Table 113. Mode 2 S-Video Input
Register Address (Hex)
Register Value (Hex)
Notes
00
08
INSEL = Y/C, Y = AIN3, C = AIN6
04
57
Enable SFL
31
02
Clear NEWAVMODE, SAV/EAV to suit ADV video encoders
3D
A2
MWE enable manual window, color kill threshold to 2
3E
6A
BLM optimization
3F
A0
BGB optimization
58
04
Mandatory write; this must be performed for correct operation
0E
80
Hidden space
55
81
ADC configuration
0E
00
User space
Mode 3 525i/625i YPrPb Input (Y on AIN1, Pr on AIN4, and Pb on AIN5)
All standards are supported through autodetect, 8-bit, ITU-R BT.656 output on P0 to P7 for the 32-lead LQFP.
Table 114. Mode 3 YPrPb Input
Register Address (Hex)
Register Value (Hex)
Notes
00
09
INSEL = YPrPb, Y = AIN1, Pr = AIN4, Pb = AIN5
31
02
Clear NEWAV_MODE, SAV/EAV to suit ADV video encoders
3D
A2
MWE enable manual window
3E
6A
BLM optimization
3F
A0
ADI recommended
54
4E
ADI recommended
0E
80
Hidden space
55
81
ADC configuration
0E
00
User space



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com