Electronic Components Datasheet Search
  English  ▼

X  

FDC37M607 Datasheet(PDF) 140 Page - SMSC Corporation

Part # FDC37M607
Description  ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37M607 Datasheet(HTML) 140 Page - SMSC Corporation

Back Button FDC37M607 Datasheet HTML 136Page - SMSC Corporation FDC37M607 Datasheet HTML 137Page - SMSC Corporation FDC37M607 Datasheet HTML 138Page - SMSC Corporation FDC37M607 Datasheet HTML 139Page - SMSC Corporation FDC37M607 Datasheet HTML 140Page - SMSC Corporation FDC37M607 Datasheet HTML 141Page - SMSC Corporation FDC37M607 Datasheet HTML 142Page - SMSC Corporation FDC37M607 Datasheet HTML 143Page - SMSC Corporation FDC37M607 Datasheet HTML 144Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 182 page
background image
140
Table 61 - Serial Port 1, Logical Device 4 [Logical Device Number = 0x04]
NAME
REG INDEX
DEFINITION
STATE
Serial Port 1
Mode Register
Default = 0x00
on Vcc POR or
Reset_Drv
0xF0 R/W
Bit[0] MIDI Mode
= 0 MIDI support disabled (default)
= 1 MIDI support enabled
Bit[1] High Speed
= 0 High Speed Disabled(default)
= 1 High Speed Enabled
Bit[6:2] Reserved, set to zero
Bit[7]: Share IRQ
=0 UARTS use different IRQs
=1 UARTS share a common IRQ
see Note 1 below.
C
Note 1: To properly share and IRQ,
1. Configure UART1 (or UART2) to use the desired IRQ pin.
2. Configure UART2 (or UART1) to use No IRQ selected.
3. Set the share IRQ bit.
Note:
If both UARTs are configured to use different IRQ pins and the share IRQ bit is set, then both
of the UART IRQ pins will assert when either UART generates an interrupt.
UART Interrupt Operation Table
Table 62 - Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]
NAME
REG INDEX
DEFINITION
STATE
Serial Port 2
Mode Register
Default = 0x00
on Vcc POR or
Reset_Drv
0xF0 R/W
Bit[0] MIDI Mode
= 0 MIDI support disabled (default)
= 1 MIDI support enabled
Bit[1] High Speed
= 0 High Speed disabled(default)
= 1 High Speed enabled
Bit[7:2] Reserved, set to zero
C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com