Electronic Components Datasheet Search
  English  ▼

X  

AD9545 Datasheet(PDF) 132 Page - Analog Devices

Part # AD9545
Description  Quad Input, 10-Output, Dual DPLL/IEEE 1588 1 pps Synchronizer and Jitter Cleaner
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9545 Datasheet(HTML) 132 Page - Analog Devices

Back Button AD9545 Datasheet HTML 128Page - Analog Devices AD9545 Datasheet HTML 129Page - Analog Devices AD9545 Datasheet HTML 130Page - Analog Devices AD9545 Datasheet HTML 131Page - Analog Devices AD9545 Datasheet HTML 132Page - Analog Devices AD9545 Datasheet HTML 133Page - Analog Devices AD9545 Datasheet HTML 134Page - Analog Devices AD9545 Datasheet HTML 135Page - Analog Devices AD9545 Datasheet HTML 136Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 157 page
background image
AD9545
Data Sheet
Rev. A | Page 132 of 157
INTEGRATED COMPENSATION SUBSYSTEM
The three compensation methods comprise the integrated
compensation subsystem of the AD9545. The compensation
subsystem allows the user to employ any combination of the
three compensation methods to any of the NCOs and TDCs
within the AD9545 (barring a few exceptions per the
Compensation Assignment Guidelines section). Figure 103
shows a simplified block diagram of the compensation
subsystem.
The implied feedback path between DPLL0/DPLL1 and
Compensation Method 2 and between the auxiliary DPLL and
Compensation Method 3. The reason for the implied feedback
is that the indicated compensation destination (the auxiliary
DPLL, for example) can receive compensation from any of the
compensation sources via the combiner and distributor. Thus,
the compensation destination can potentially apply self
compensation, which leads to an undesired positive feedback
loop. The user must avoid such loops (see the Compensation
Assignment Guidelines section).
Each compensation method produces its own compensation
factors (CF1, CF2, and CF3). The combiner translates the three
CFx factors to eight possible combined compensation factors,
COMPx, according to Table 56. The index, x, of COMPx is the
3-bit value programmed in the associated compensation
destination bit field per Figure 104.
Table 56. Composite Compensation Factor (COMPx)
COMPx Index
(x)
Compensation Factor
Index
Combiner
Output
0
Not applicable
0
1
1
CF1
2
2
CF2
3
1, 2
CF1 × CF2
4
3
CF3
5
1, 3
CF1 × CF3
6
2, 3
CF2 × CF3
7
1, 2, 3
CF1 × CF2 × CF3
The distributor gives the user the ability to connect any COMPX
output from the combiner to any compensation destination.
The AD9545 implements the distributor through six 3-bit bit
fields, where each bit field corresponds to a specific
compensation destination per Figure 104. The user assigns a
COMPX factor to a particular destination by writing a 3-bit
value to the corresponding compensation destination bit field.
See the System Clock Compensation Programming Registers
section for a register programming example.
Note that any of the COMPx selections (except for COMP0)
constitute a real-time sequence of compensation values originating
from the various compensation sources. This real-time sequence
continuously applies to the associated compensation destination.
Because the COMPX outputs respond to the various stimuli
associated with the compensation sources, COMPx tends to
vary over time, causing the associated compensation destination
to vary accordingly. However, if the frequency variation vs. time
slope is too large, it can appear as an unwanted noise source to
compensation destinations employing closed-loop compensation
(such as DPLL0, DPLL1, and the auxiliary DPLL).
To mitigate the potential noise injection caused by COMPX
exhibiting an excessive frequency variation vs. time slope, the
combiner employs programmable rate limiting via a slew rate
limiter. The slew rate limiter effectively prevents the rate of
change of frequency originating with compensation sources
from exceeding a preset limit.
The user controls rate limiting via the 3-bit slew rate limit bit
field in Bits[D2:D0] of Register 0x0283 according to Table 57.
The rate limit values are in units of parts per million per second
(ppm/sec or 10−6/sec) and represent the maximum rate of
change of COMPX that occurs based on the slew rate limit bit
field value. Because rate limiting applies globally to COMP1
through COMP7, the user must base the rate limit selection on
the stability requirements of the most frequency sensitive
compensation destination.
COMPENSATION
METHOD 3
COMPENSATION
METHOD 2
COMPENSATION
METHOD 1
SLEW
RATE
LIMITER
CF3
CF2
CF1
COMP0
COMP7
COMP6
COMP5
COMP4
COMP3
COMP2
COMP1
DISTRIBUTOR
COMPENSATION
DESTINATIONS
COMPENSATION
METHODS
COMBINER
REFx TDCS AND
AUXILIARY TDCS
AUXILIARY DPLL
AUXILIARY NCO 0/NCO 1
DPLL 0/DPLL 1
Figure 103. Integrated Compensation Subsystem



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com