| Electronic Components Datasheet Search |
|
TMS320C80GF Datasheet(PDF) 110 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320C80GF Datasheet(HTML) 110 Page - Texas Instruments |
|
110 / 171 page ![]() TMS320C80 DIGITAL SIGNAL PROCESSOR SPRS023B – JULY 1994 – REVISED OCTOBER 1997 107 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 refresh cycles Refresh cycles are generated by the TC at the programmed refresh interval. They are characterized by the following signal activity: D CAS falls prior to RAS. D All CAS pins (CAS/DQM[7:0]) are active. D TRG, W, and DBEN all remain inactive (high) because no data transfer occurs. D DSF remains inactive (low). D The data bus is driven to the high-impedance state. D The upper half of the address bus (A[31:16]) contains the refresh pseudo-address and the lower half (A[15:0]) is driven to all zeros. D If RETRY is asserted at any sample point during the cycle, the cycle timing is not modified. Instead, the pseudo-address and backlog counters are simply not decremented. D Selecting user-modified timing has no effect on the cycles. D Upon completion of the refresh cycle, the memory interface returns to state r1 to await the next access. See Figure 88 through Figure 90 for refresh cycle timing. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |