Electronic Components Datasheet Search
  English  ▼

X  

8101 Datasheet(PDF) 133 Page - LSI Computer Systems

Part # 8101
Description  Gigabit Ethernet Controller
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LSI [LSI Computer Systems]
Direct Link  http://www.lsicsi.com
Logo LSI - LSI Computer Systems

8101 Datasheet(HTML) 133 Page - LSI Computer Systems

Back Button 8101 Datasheet HTML 129Page - LSI Computer Systems 8101 Datasheet HTML 130Page - LSI Computer Systems 8101 Datasheet HTML 131Page - LSI Computer Systems 8101 Datasheet HTML 132Page - LSI Computer Systems 8101 Datasheet HTML 133Page - LSI Computer Systems 8101 Datasheet HTML 134Page - LSI Computer Systems 8101 Datasheet HTML 135Page - LSI Computer Systems 8101 Datasheet HTML 136Page - LSI Computer Systems 8101 Datasheet HTML 137Page - LSI Computer Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 172 page
background image
AutoNegotiation
5-7
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.
5.6 AutoNegotiation
AutoNegotiation is a handshake operation between the controller and the
external device (see Section 2.15, “AutoNegotiation”). If the external
device is capable of AutoNegotiation, the procedures described in
Section 5.6.1, “AutoNegotiation at Power Up” should be followed. If the
external device is not capable of AutoNegotiation, refer to Section 5.6.2,
“Negotiating with a Non-AutoNegotiation Capable Device”.
Table 5.3
SerDes Loopback Procedure
STEP
Action
Result
1
Set the REJALL bit in Register 8 Ignore all receive data until the loopback mode is ready
for operation.
2
Set the EWRAP bit in Register 9 Enable the external SerDes loopback mode.
3
Clear the SD_EN bit in Register
9
Ignore the signal detect output from optical transceiver
because the receive optical data may be invalid.
4
Set the TBC_DIS bit in Register
10
Stop transmission of data out of 10-bit PHY interface
which causes the SerDes and controller to lose sync so
that they properly resync to the new data stream.
5
Wait more than 200
µs
Allow time for the SerDes and controller receivers to lose
sync.
6
Clear the TBC_DIS bit in
Register 10
Turn on the transmitter so that the SerDes and controller
receivers can gain sync.
7
Wait more than 200
µs
Allow time for the SerDes and controller receivers to gain
sync.
8
Clear the REJALL bit in Register
8
Stop ignoring receive data and turn on the receive MAC.
9
Do loopback tests
10
Clear the EWRAP bit, and set
the SD_EN bit in Register 9 (if
SD pin is used)
Turn off the SerDes loopback mode and enable the signal
detect function (if used).
11
Set the ANRST bit in Register 7 Restarts AutoNegotiation. Controller is ready for normal
operation when AutoNegotation is completed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com