Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 219 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 219 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 215Page - Renesas Technology Corp SH7616 Datasheet HTML 216Page - Renesas Technology Corp SH7616 Datasheet HTML 217Page - Renesas Technology Corp SH7616 Datasheet HTML 218Page - Renesas Technology Corp SH7616 Datasheet HTML 219Page - Renesas Technology Corp SH7616 Datasheet HTML 220Page - Renesas Technology Corp SH7616 Datasheet HTML 221Page - Renesas Technology Corp SH7616 Datasheet HTML 222Page - Renesas Technology Corp SH7616 Datasheet HTML 223Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 219 / 935 page
background image
Section 5 Interrupt Controller (INTC)
Rev. 2.00 Mar 09, 2006 page 193 of 906
REJ09B0292-0200
Table 5.8
Interrupt Response Time
Number of States
Peripheral Module
Item
NMI
IRL/IRQ
A
B
Notes
Compare identified
interrupt priority with SR
mask level
2.0
× Icyc
0.5
× Icyc
+ 1.0
× Ecyc
+ 1.5
× Pcyc
0.5
× Icyc
+ 1.0
× Pcyc
1.0
× Pcyc
Wait for completion of
sequence currently being
executed by CPU
X (
≥ 0)
X (
≥ 0)
X (
≥ 0)
X (
≥ 0)
The longest
sequence is for
interrupt or address-
error exception
handling (X = 4.0
×
Icyc + m1 + m2 +
m3 + m4). If an
interrupt-making
instruction follows,
however, the time
may be even longer
during repeat
instruction
execution
Time from interrupt
exception handling (SR
and PC saves and vector
address fetch) until fetch of
first instruction of exception
service routine starts
5.0
× Icyc
+ m1 + m2
+ m3
5.0
× Icyc
+ m1 + m2
+ m3
5.0
× Icyc
+ m1 + m2
+ m3
5.0
× Icyc
+ m1 + m2
+ m3
Response time
Total: X + 7.0
× Icyc
+ m1 + m2
+ m3
X + 5.5
× Icyc
+ 1.0
× Ecyc
+ 1.5
× Pcyc
+ m1 + m2
+ m3
X + 5.5
× Icyc
+ 1.0
× Pcyc
+ m1 + m2
+ m3
X + 5.0
× Icyc
+ 1.0
× Pcyc
+ m1 + m2
+ m3
Minimum: 10
11
9.5
9
I
φ:Eφ:Pφ = 1:1:1
Maximum: 11 + 2 (m1
+ m2 + m3)
+ m4
19.5 + 2 (m1
+ m2 + m3)
+ m4
13.5 + 2 (m1
+ m2 + m3)
+ m4
13.0 + 2 (m1
+ m2 + m3)
+ m4
I
φ:Eφ:Pφ = 1:1/4:1/4
Notes: m1–m4 are the number of states needed for the following memory accesses
m1: SR save (longword write)
m2: PC save (longword write)
m3: Vector address read (longword read)
m4: Fetch of first instruction of interrupt service routine
Icyc: I
φ cycle time
Ecyc: E
φ cycle time
Pcyc: P
φ cycle time
Peripheral modules A: DMAC, REF (BSC)
Peripheral modules B: WDT, FRT, TPU, SCIF, SIOF, SIO, E-DMAC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com