| Electronic Components Datasheet Search |
|
SH7616 Datasheet(PDF) 242 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7616 Datasheet(HTML) 242 Page - Renesas Technology Corp |
|
242 / 935 page ![]() Section 6 User Break Controller (UBC) Rev. 2.00 Mar 09, 2006 page 216 of 906 REJ09B0292-0200 which bits of the break data set in BDRCL are to be masked. Operation also depends on bits XYEC and XYSC in BBRC as shown below. BDMRCH and BDMRCL are initialized to H'0000 by a power-on reset; after a manual reset, their values are undefined. BDMRC Configuration Upper 16 Bits (BDMC31 to BDMC16) Lower 16 Bits (BDMC15 to BDMC0) XYEC = 0 Data Upper 16 bits maskable Lower 16 bits maskable XYEC = 1 X data (when XYSC = 0) Maskable — Y data (when XYSC = 1) — Maskable Bit 31 to 0: BDMCn Description 0 Channel C break data bit BDCn is included in break condition (Initial value) 1 Channel C break data bit BDCn is masked, and not included in condition Notes: 1. n = 31 to 0 2. When including the data bus value in the break condition, specify the operand size. 3. When specifying byte size, and using odd-address data as a break condition, set the value in bits 7 to 0 of BDRC and BDMRC. When using even-address data as a break condition, set the value in bits 15 to 8. The unused 8 bits of these registers have no effect on the break condition. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |