Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 259 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 259 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 255Page - Renesas Technology Corp SH7616 Datasheet HTML 256Page - Renesas Technology Corp SH7616 Datasheet HTML 257Page - Renesas Technology Corp SH7616 Datasheet HTML 258Page - Renesas Technology Corp SH7616 Datasheet HTML 259Page - Renesas Technology Corp SH7616 Datasheet HTML 260Page - Renesas Technology Corp SH7616 Datasheet HTML 261Page - Renesas Technology Corp SH7616 Datasheet HTML 262Page - Renesas Technology Corp SH7616 Datasheet HTML 263Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 259 / 935 page
background image
Section 6 User Break Controller (UBC)
Rev. 2.00 Mar 09, 2006 page 233 of 906
REJ09B0292-0200
6.2.20
Branch Flag Registers (BRFR)
Bit:
15
14
13
12
11
10
9
8
SVF
PID2
PID1
PID0
————
Initial value:
0
Undefined Undefined Undefined
0000
R/W:
RRRRRRRR
Bit:
76543210
DVF
———————
Initial value:
00000000
R/W:
RRRRRRRR
The branch flag registers (BRFR) comprise a set of four 16-bit read-only registers. The BRFR
registers contain flags indicating whether the actual branch addresses (in a branch instruction,
repeat, interrupt, etc.) have been saved in BRSR and BRDR, and a 3-bit pointer indicating the
number of cycles from fetch to execution of the last instruction executed. The BRFR registers
form a FIFO (first-in first-out) queue for PC trace use. The queue is shifted at each branch.
Bits SVF and DVF are initialized by a power-on reset, but bits PID2 to PID0 are not.
Bit 15—Source Verify Flag (SVF): Indicates whether the address and pointer that enable the
branch source address to be calculated have been stored in BRSR. This flag is set when the
instruction at the branch destination address is fetched, and reset when BRSR is read.
Bit 15: SVF
Description
0
BRSR value is invalid
(Initial value)
1
BRSR value is valid
Bits 14 to 12—PID2 to PID0: These bits comprise a pointer that indicates the instruction buffer
number of the instruction executed immediately before a branch occurred.
Bits 14 to 12:
PID2 to PID0
Description
Odd
PID indicates instruction buffer number
(Initial value)
Even
PID+2 indicates instruction buffer number
Bits 11 to 8, 6 to 0—Reserved: These bits are always read as 0. The write value should always be
0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com