| Electronic Components Datasheet Search |
|
SH7616 Datasheet(PDF) 257 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7616 Datasheet(HTML) 257 Page - Renesas Technology Corp |
|
257 / 935 page ![]() Section 6 User Break Controller (UBC) Rev. 2.00 Mar 09, 2006 page 231 of 906 REJ09B0292-0200 Bit 12—Reserved: This bit is always read as 0. The write value should always be 0. Bit 11—Data Break Enable C (DBEC): Selects whether a data bus condition is to be included in the channel C break conditions. Bit 11: DBEC Description 0 Data bus condition is not included in channel C conditions (Initial value) 1 Data bus condition is included in channel C conditions Bit 10—PC Break Select C (PCBC): Selects whether a channel C instruction fetch cycle break is effected before or after execution of the instruction. Bit 10: PCBC Description 0 Channel C instruction fetch cycle break is effected before instruction execution (Initial value) 1 Channel C instruction fetch cycle break is effected after instruction execution Bits 9 and 8—Reserved: These bits are always read as 0. The write value should always be 0. Bit 7—CPU Condition Match Flag D (CMFCD): This flag is set to 1 when a CPU bus cycle condition, among the break conditions set for channel D, is satisfied. This flag is not cleared to 0 (if the flag setting is to be checked again after it has once been set, the flag must be cleared by a write). Bit 7: CMFCD Description 0 User break interrupt has not been generated by a channel D CPU cycle condition (Initial value) 1 User break interrupt has been generated by a channel D CPU cycle condition Bit 6—DMAC Condition Match Flag D (CMFPD): This flag is set to 1 when a DMAC bus cycle condition, among the break conditions set for channel D, is satisfied. This flag is not cleared to 0 (if the flag setting is to be checked again after it has once been set, the flag must be cleared by a write). Bit 6: CMFPD Description 0 User break interrupt has not been generated by a channel D on-chip DMAC cycle condition (Initial value) 1 User break interrupt has been generated by a channel D on-chip DMAC cycle condition |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |