Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 278 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 278 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 274Page - Renesas Technology Corp SH7616 Datasheet HTML 275Page - Renesas Technology Corp SH7616 Datasheet HTML 276Page - Renesas Technology Corp SH7616 Datasheet HTML 277Page - Renesas Technology Corp SH7616 Datasheet HTML 278Page - Renesas Technology Corp SH7616 Datasheet HTML 279Page - Renesas Technology Corp SH7616 Datasheet HTML 280Page - Renesas Technology Corp SH7616 Datasheet HTML 281Page - Renesas Technology Corp SH7616 Datasheet HTML 282Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 278 / 935 page
background image
Section 7 Bus State Controller (BSC)
Rev. 2.00 Mar 09, 2006 page 252 of 906
REJ09B0292-0200
7.1.3
Pin Configuration
Table 7.1 shows the BSC pin configuration.
Table 7.1
Pin Configuration
Signal
I/O
With Bus
Released
Description
A24–A0
O
Hi-Z
Address bus. 32 Mbytes of memory space can be specified with 25
bits
D31–D0
I/O
Hi-Z
32-bit data bus. When reading or writing a 16-bit width area, use
D15–D0; when reading or writing a 8-bit width area, use D7–D0.
With 8-bit accesses that read or write a 32-bit width area, input and
output the data via the byte position determined by the lower
address bits of the 32-bit bus
BS
O
Hi-Z
Indicates start of bus cycle or monitor. With the basic interface
(device interfaces except for DRAM, synchronous DRAM), signal is
asserted for a single clock cycle simultaneous with address output.
The start of the bus cycle can be determined by this signal
CS0–CS4 OHi-Z
Chip select.
CS3 is not asserted when the CS3 space is DRAM
space
RD/
WR
O
Hi-Z
Read/write signal. Signal that indicates access cycle direction
(read/write). Connected to
WE pin when DRAM/synchronous
DRAM is connected
RAS
OHi-Z
RAS pin for DRAM/synchronous DRAM
CAS/OE
O
Hi-Z
Open when using DRAM
Connected to
OE pin when using EDO RAM
Connected to
CAS pin when using synchronous DRAM
RD
O
Hi-Z
Read pulse signal (read data output enable signal). Normally,
connected to the device’s
OE pin; when there is an external data
buffer, the read cycle data can only be output when this signal is
low
WAIT
I
Don’t care
Hardware wait input
BRLS
I
I
Bus release request input
BGR
O
O
Bus grant output
CKE
O
O
Synchronous DRAM clock enable control. Signal for supporting
synchronous DRAM self-refresh
IVECF
O
O
Interrupt vector fetch
DREQ0
I
I
DMA request 0
DACK0
O
O
DMA acknowledge 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com