| Electronic Components Datasheet Search |
|
SH7616 Datasheet(PDF) 281 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7616 Datasheet(HTML) 281 Page - Renesas Technology Corp |
|
281 / 935 page ![]() Section 7 Bus State Controller (BSC) Rev. 2.00 Mar 09, 2006 page 255 of 906 REJ09B0292-0200 7.1.5 Address Map The address map, which has a memory space of 320 Mbytes, is divided into five spaces . The types and data width of devices that can be connected are specified for each space . The overall space address map is shown in table 7.3 . Since the spaces of the cache area and the cache-through area are actually the same, and the maximum memory space that can be connected is 160 Mbytes. This means that when address H'20000000 is accessed in a program, the data accessed is actually in H'00000000. The chip has 16-kbyte RAM as on-chip memory. The on-chip RAM is divided into an X area and a Y area, which can be accessed in parallel with the DSP instruction. See the SH-1/SH-2/SH-DSP Programming Manual for more information. There are several spaces for cache control. These include the associative purge space for cache purges, address array read/write space for reading and writing addresses (address tags), and data array read/write space for forced reads and writes of data arrays. Table 7.3 Address Map Address Space Memory Size H'00000000–H'01FFFFFF CS0 space, cache area Ordinary space or burst ROM 32 Mbytes H'02000000–H'03FFFFFF CS1 space, cache area Ordinary space 32 Mbytes H'04000000–H'05FFFFFF CS2 space, cache area Ordinary space or synchronous DRAM* 2 32 Mbytes H'06000000–H'07FFFFFF CS3 space, cache area Ordinary space, synchronous DRAM* 2, or DRAM 32 Mbytes H'08000000–H'09FFFFFF CS4 space, cache area Ordinary space (I/O device) 32 Mbytes H'0A000000–H'0FFFFFFF Reserved* 1 H'10000000–H'1000DFFF Reserved* 1 H'1000E000–H'1000EFFF On-chip X RAM area 4 kbytes H'1000F000–H'1001DFFF Reserved* 1 H'1001E000–H'1001EFFF On-chip Y RAM area 4 kbytes H'1001F000–H'1FFFFFFF Reserved* 1 H'20000000–H'21FFFFFF CS0 space, cache-through area Ordinary space or burst ROM 32 Mbytes H'22000000–H'23FFFFFF CS1 space, cache-through area Ordinary space 32 Mbytes |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |