| Electronic Components Datasheet Search |
|
HD6433713 Datasheet(PDF) 212 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6433713 Datasheet(HTML) 212 Page - Renesas Technology Corp |
|
212 / 324 page ![]() • After data transmission is complete, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and bit STF in STSR is cleared to 0. If an internal clock source is used, a serial clock is output from pin SCK2 in synchronization with the transmit data. After data transmission is completed, the serial clock is not output until bit STF is again set. During this time, pin SO2 continues to output the value of the last bit transmitted. When an external clock source is used, data is transmitted in synchronization with the serial clock input at pin SCK2. After data transmission is completed, further transmission does not take place even if the serial clock continues to be input; pin SO2 continues to output the value of the last bit transmitted. Between transmissions, the output value of pin SO2 can be changed by rewriting bit SO2 LAST BIT in STSR. An attempt to read or write the data buffer during transmission will cause bit IRRS2 in IRR3 to be set to 1. Bit WT in STSR will also be set to 1. 3. Receiving A receive operation is carried out as follows. • Set bit SI2 in port mode register 2 (PMR2) to 1, making pin P95/SI1/CS the SI2 input pin. • Allocate an area to hold the received data in the 32-byte data buffer and set the start address in the lower 5 bits of the start address register (STAR). • Set the transfer end address in the lower 5 bits of the end address register (EDAR). • In serial control register 2 (SCR2), select receive mode (bit I/O = 0) and the serial clock. • Set bit STF of the status register (STSR) to 1, starting the receive operation. • After receiving is completed, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and bit STF is cleared to 0. • Read the received data from the data buffer. If an internal clock source is used, setting bit STF to 1 in STSR immediately starts a data receive operation. The serial clock is output from pin SCK2. 201 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |