Electronic Components Datasheet Search
  English  ▼

X  

AD9558 Datasheet(PDF) 88 Page - Analog Devices

Part # AD9558
Description  Quad Input Multiservice Line Card Adaptive
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9558 Datasheet(HTML) 88 Page - Analog Devices

Back Button AD9558 Datasheet HTML 84Page - Analog Devices AD9558 Datasheet HTML 85Page - Analog Devices AD9558 Datasheet HTML 86Page - Analog Devices AD9558 Datasheet HTML 87Page - Analog Devices AD9558 Datasheet HTML 88Page - Analog Devices AD9558 Datasheet HTML 89Page - Analog Devices AD9558 Datasheet HTML 90Page - Analog Devices AD9558 Datasheet HTML 91Page - Analog Devices AD9558 Datasheet HTML 92Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 104 page
background image
AD9558
Data Sheet
Rev. A | Page 88 of 104
Table 83. DPLL Loop BW Scaling Factor—REFA Profile1
Address
Bits
Bit Name
Description
0x070F
[7:0]
Digital PLL loop bandwidth scaling factor, Bits[7:0] (default: 0xF4).
0x0710
[7:0]
DPLL loop BW scaling factor
(unit of 0.1 Hz)
Digital PLL loop bandwidth scaling factor, Bits[15:8] (default: 0x01).
The default for Register 0x070F to Register 0x0710 = 0x01F4 = 500 (50 Hz loop bandwidth).
The loop bandwidth should always be less than the DPLL phase detector frequency
divided by 20.
[7:1]
Reserved
Default: 0x00.
0x0711
0
BW scaling factor
Digital PLL loop bandwidth scaling factor, Bit 16 (default: 0b).
1 Note that the default DPLL loop BW is 50.4 Hz.
Table 84. R-Divider—REFA Profile1
Address
Bits
Bit Name
Description
0x0712
[7:0]
DPLL integer reference divider (minus 1), Bits[7:0] (default: 0xC5)
0x0713
[7:0]
R divider
DPLL integer reference divider, Bits[15:8] (default: 0x00)
[7:5]
Reserved
Reserved. Default: 0x0
4
Enable REFA div2
Enables the reference input divide-by-2 for REFA
0 = bypass the divide-by-2 (default)
1 = enable the divide-by-2
0x0714
[3:0]
R divider
DPLL integer reference divider, Bits[19:16] (default: 0x0).
The default for Register 0x0712 to Register 0x0714 = 0x000C5 = 197 (which equals R = 198).
1 Note that the value stored in the R-divider register yields an actual divide ratio of one more than the programmed value.
Table 85. Integer Part of Fractional Feedback Divider N1—REFA Profile1
Address
Bits
Bit Name
Description
0x0715
[7:0]
DPLL integer feedback divider (minus 1), Bits[7:0] (default: 0x6B).
0x0716
[7:0]
Integer Part N1
DPLL integer feedback divider, Bits[15:8] (default: 0x07).
[7:1]
Reserved
Reserved. Default: 0x00.
0x0717
0
Integer Part N1
DPLL integer feedback divider, Bit 16 (default: 0b).
The default for Register 0x0715 to Register 0x717 = 0x0076B (which equals N1 = 1900).
1 Note that the value stored in the N1-divider register yields an actual divide ratio of one more than the programmed value.
Table 86. Fractional Part of Fractional Feedback Divider FRAC1—REFA Profile
Address
Bits
Bit Name
Description
0x0718
[7:0]
The numerator of the fractional-N feedback divider, Bits[7:0] (default: 0x04)
0x0719
[7:0]
The numerator of the fractional-N feedback divider, Bits[15:8] (default: 0x00)
0x071A
[7:0]
Digital PLL fractional feedback
divider—FRAC1
The numerator of the fractional-N feedback divider, Bits[23:16] (default: 0x00)
Table 87. Modulus of Fractional Feedback Divider MOD1—REFA Profile
Address
Bits
Bit Name
Description
0x071B
[7:0]
The denominator of the fractional-N feedback divider, Bits[7:0] (default: 0x05)
0x071C
[7:0]
The denominator of the fractional-N feedback divider, Bits[15:8] (default: 0x00)
0x071D
[7:0]
Digital PLL feedback divider
modulus—MOD1
The denominator of the fractional-N feedback divider, Bits[23:16] (default: 0x00)
Table 88. Phase and Frequency Lock Detector Controls—REFA Profile
Address
Bits
Bit Name
Description
0x071E
[7:0]
Phase lock threshold, Bits[7:0] (default: 0xBC); default of 0x02BC = 700 ps
0x071F
[7:0]
Phase lock threshold
Phase lock threshold, Bits[15:8] (default: 0x02)
0x0720
[7:0]
Phase lock fill rate
Phase lock fill rate, Bits[7:0] (default:0x0A = 10 code/PFD cycle)
0x0721
[7:0]
Phase lock drain rate
Phase lock drain rate, Bits[7:0] (default: 0x0A = 10 code/PFD cycle)
0x0722
[7:0]
Frequency lock threshold, Bits[7:0] (default: 0xBC); default of 0x02BC = 700 ps
0x0723
[7:0]
Frequency lock threshold, Bits[15:8] (default: 0x02)
0x0724
[7:0]
Frequency lock threshold
Frequency lock threshold, Bits[23:16] (default: 0x00)
0x0725
[7:0]
Frequency lock fill rate
Frequency lock fill rate, Bits[7:0] (default: 0x0A = 10 code/PFD cycle)
0x0726
[7:0]
Frequency lock drain rate
Frequency lock drain rate bits[7:0] (default: 0x0A = 10 code/PFD cycle)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com