| Electronic Components Datasheet Search |
|
AD9558 Datasheet(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9558 Datasheet(HTML) 17 Page - Analog Devices |
|
17 / 104 page ![]() Data Sheet AD9558 Rev. A | Page 17 of 104 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN. 2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND (VSS). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 IRQ SCLK/SCL SDIO/SDA SDO CS DVDD AVDD XOA XOB AVDD NC AVDD OUT4 OUT4 OUT3 OUT3 REFC REFC DVDD3 DVDD3 REFA REFA SYNC M7 PINCONTROL RESET AVDD AVDD NC AVDD NC LF_VCO2 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 AD9558 TOP VIEW (Not to Scale) PIN 1 INDICATOR Figure 2. Pin Configuration Table 20. Pin Function Descriptions Pin No. Mnemonic Input/ Output Pin Type Description 1 IRQ O 3.3 V CMOS Interrupt Request Line. 2 SCLK/SCL I 3.3 V CMOS Serial Programming Clock (SCLK) in SPI Mode. Data clock for serial programming. Open-Collector Serial Clock Pin (SCL) in I2C Mode. Requires a pull-up resistor, usually 2.2 kΩ; the resistor size depends on the number of I2C devices on the bus. 3 SDIO/SDA I/O 3.3 V CMOS Serial Data Input/Output (SDIO) in SPI Mode. When the device is in 4-wire SPI mode, data is written via this pin. In 3-wire SPI mode, both data reads and writes occur on this pin. There is no internal pull-up/pull-down resistor on this pin. Open-Collector Serial Data Pin (SDA) in I2C Mode. Requires a pull-up resistor, usually 2.2 kΩ; the resistor size depends on the number of I2C devices on the bus. 4 SDO O 3.3 V CMOS Serial Data Output. Use this pin to read data in 4-wire mode. There is no internal pull-up/ pull-down resistor on this pin. This pin is high impedance in the default 3-wire mode. 5 CS I 3.3 V CMOS Chip Select (SPI), Active Low. When programming a device, this pin must be held low. In systems where more than one AD9558 is present, this pin enables individual programming of each AD9558. This pin has an internal 10 kΩ pull-up resistor. 6, 55, 56 DVDD I Power 1.8 V Digital Supply. 7 AVDD I Power 1.8 V Analog (SYSCLK) Power Supply. 8 XOA I Differential input System Clock Input. XOA contains internal dc biasing and should be ac-coupled with a 0.01 μF capacitor, except when using a crystal. If a crystal is used, connect the crystal across XOA and XOB. Single-ended 1.8 V CMOS is also an option but can introduce a spur if the duty cycle is not 50%. When using XOA as a single-ended input, connect a 0.01 μF capacitor from XOB to ground. 9 XOB I Differential input Complementary System Clock Input. Complementary signal to XOA. XOB contains internal dc biasing and should be ac-coupled with a 0.01 μF capacitor, except when using a crystal. If a crystal is used, connect the crystal across XOA and XOB. 10 AVDD I Power 1.8 V Analog (VCO) Power Supply. 11 NC I No Connection. Do not connect to this pin. 12, 17, 22, 29, 30 AVDD I Power 1.8 V Analog (Output Driver) Power Supply. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |