Electronic Components Datasheet Search
  English  ▼

X  

AD9558 Datasheet(PDF) 10 Page - Analog Devices

Part # AD9558
Description  Quad Input Multiservice Line Card Adaptive
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9558 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9558 Datasheet HTML 6Page - Analog Devices AD9558 Datasheet HTML 7Page - Analog Devices AD9558 Datasheet HTML 8Page - Analog Devices AD9558 Datasheet HTML 9Page - Analog Devices AD9558 Datasheet HTML 10Page - Analog Devices AD9558 Datasheet HTML 11Page - Analog Devices AD9558 Datasheet HTML 12Page - Analog Devices AD9558 Datasheet HTML 13Page - Analog Devices AD9558 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 104 page
background image
AD9558
Data Sheet
Rev. A | Page 10 of 104
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT TIMING SKEW
10 pF load
Between OUT0 and OUT1
10
70
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT0 and OUT3
105
222
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT0 and OUT5
1.39
1.76
ns
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT1 and OUT2
(OUT1 and OUT2 Share the
Same Divider)
1
12
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT3 and OUT4
(OUT3 and OUT4 Share the
Same Divider)
1
24
ps
HSTL mode on both drivers; rising edge only; any
divide value
Across All OUT0 to OUT4 HSTL
105
235
ps
HSTL mode on all drivers; rising edge only; any
divide value
Across All OUT0 to OUT4 LVDS
100
235
ps
LVDS mode on all drivers; rising edge only; any
divide value
Additional Delay on One Driver by
Changing Its Logic Type
HSTL to LVDS
−5
+1
+5
ps
Positive value indicates that the LVDS edge is
delayed relative to HSTL
HSTL to 1.8 V CMOS
−5
0
+5
ps
Positive value indicates that the CMOS edge is
delayed relative to HSTL
HSTL to 3.3 V CMOS, Strong Mode
The CMOS edge is delayed relative to HSTL
OUT0 CMOS to OUT1 HSTL
3.53
3.59
ns
OUT0 CMOS to OUT3 HSTL
3.55
3.65
ns
OUT0 CMOS to OUT4 HSTL
3.56
3.68
ns
OUT0 CMOS to OUT5 HSTL
4.84
5.1
ns
1 The listed values are for the slower edge (rise or fall).
TIME DURATION OF DIGITAL FUNCTIONS
Table 11.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
TIME DURATION OF DIGITAL
FUNCTIONS
EEPROM-to-Register Download
Time
13
20
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F)
Register-to-EEPROM Upload Time
138
145
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F
)
Minimum Power-Down Exit Time
1
ms
Time from power-down exit to system clock
lock detect



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com