XRT72L13 datasheet(187/370 Pages) EXAR

187 / 370 page

áç

XRT72L13

M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC

PRELIMINARY

REV. P1.0.6

175

3.2

INTERFACING THE XRT72L13 DS3 FRAMER TO

THE

LOCAL µC/µP OVER VIA THE MICROPROCES-

SOR

INTERFACE BLOCK

The Microprocessor Interface block, within the Fram-

er is very flexible and provides the following options to

the user.

• To interface the Framer to a µC/µP over an 8-bit

wide bi-directional data bus.

• To interface the Framer to an Intel-type or Motorola-

type µC/µP.

• To transfer data (between the Framer IC and the

µC/µP) via the Programmed I/O or Burst Mode

Each of the options are discussed in detail below.

Section 3.2.1 will discussed the issues associated

with interfacing the Framer to a µC/µP over an 8-bit

bi-directional data bus. Afterwards, Section 3.2.2 will

discuss Data Access (e.g., Programmed I/O and

Burst) Mode when interfaced to both Motorola-type

and Intel-type µC/µP.

3.2.1

Interfacing the XRT72L13 DS3 Framer to

the Microprocessor over an 8 bit wide bi-direc-

tional Data Bus

The XRT72L13 DS3 Framer Microprocessor Interface

permits the user to interface it to a µC/µP over an 8

wide bi-directional data bus.

3.2.1.1

Interfacing the Framer to the µC/µP

over an 8-bit wide bi-directional data bus.

In general, interfacing the Framer to an "8-bit" µC/µP

is quite straight-forward. This is because most of the

registers, within the Framer, are 8-bits wide. Further,

in this mode, the µC/µP can read or write data into

both even and odd numbered addresses within the

Framer address space.

Reading Performance Monitor (PMON) Registers

The only awkward issue that the user should be wary

of (while operating in the "8-bit" mode) occurs when-

ever the µC/µP needs to read the contents of one of

the PMON (Performance Monitor) registers.

The XRT72L13 DS3 Framer consists of the following

PMON Registers.

• PMON LCV Event Count Register

• PMON Framing Error Event Count Register

• PMON Received FEBE Event Count Register

• PMON Parity Error Event Count Register

• PMON Received Single-Bit HEC Error Count Reg-

ister

• PMON Received Multiple-Bit HEC Error Count

• PMON Received Idle Cell Count Register

• PMON Received Valid Cell Count Register

• PMON Discarded Cell Count Register

• PMON Transmitted Idle Cell Count Register

• PMON Transmitted Valid Cell Count Register.

Unlike most of the registers within the Framer, the

PMON registers are "16-bit" registers (or 16-bits

wide). Table 4 lists each of these PMON registers as

consisting of two 8-bit registers. One of these "8-bit"

TABLE 8: PIN DESCRIPTION OF THE MICROPROCESSOR INTERFACE SIGNALS WHILE THE MICROPROCESSOR

INTERFACE IS OPERATING IN THE MOTOROLA MODE

PIN NAME

EQUIVALENT PIN

MOTOROLA

ENVIRONMENT

TYPE

DESCRIPTION

ALE_AS

AS*

Address Strobe: This "active-low" signal is used to latch the contents on the

address bus input pins: A[8:0] into the Microprocessor Interface circuitry. The

contents of the Address Bus are latched into the UNI device on the rising edge of

the ALE_AS signal. This signal can also be used to indicate the start of a burst

cycle.

Rd_DS

DS*

Data Strobe: This signal latches the contents of the bi-directional data bus pins

into the Addressed Register (within the UNI) during a Write Cycle.

WR_RW

R/W*

Read/Write* Input: When this pin is "high", it indicates a Read Cycle. When this

pin is "low", it indicates a Write cycle.

Rdy_Dtck

DTACK*

Data Transfer Acknowledge: The UNI device asserts DTACK* in order to inform

the CPU that the present READ or WRITE cycle is nearly complete. The 68000

family of CPUs requires this signal from its peripheral devices, in order to quickly

and properly complete a READ or WRITE cycle.

XRT72L13 Datasheet(PDF) 187 Page - Exar Corporation

XRT72L13 Datasheet(HTML) 187 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL