 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TW2864D Datasheet(PDF) 102 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
TW2864D Datasheet(HTML) 102 Page - Renesas Technology Corp |
|
|
102 / 110 page  TW2864 FN7745 Rev. 0.00 Page 102 of 110 September 28, 2012 DIGITAL SERIAL AUDIO INTERFACE TIMING PARAMETER SYMBOL MIN (NOTE 1) TYP MAX (NOTE 1) UNITS ASYNR, ADATR, ADATM Propagation Delay TA_pd 0.6 2 ns ACLKP High Pulse Duration TA_hw 37 ns ACLKP Low Pulse Duration TA_lw 74 ns ASYNP, ADATP Setup Time TA_su 36 ns ASYNP, ADATP Hold Time TA_h 35 ns NOTE: 1. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. 2. TA_lw Min value and TA_su Min value are Fs = 48KHz mode only. If Fs < 48KHz, these Min values are more bigger. High period of ACLKR/ACLKP is 27MHz one clock period. ACLKR ASYNR t A_pd ADATR ADATM (a) Record and Mix Audio(Master mode) ACLKP ASYNP t A_su ADATP t A_h t A_hw t A_lw (b) Playback Audio(Master mode) FIGURE 40. TIMING DIAGRAM OF DIGITAL SERIAL AUDIO INTERFACE |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
