Electronic Components Datasheet Search
  English  ▼

X  

TW2864D Datasheet(PDF) 103 Page - Renesas Technology Corp

Part # TW2864D
Description  4-Channel Video Decoders and Audio Codecs For Security Applications
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TW2864D Datasheet(HTML) 103 Page - Renesas Technology Corp

Back Button TW2864D Datasheet HTML 99Page - Renesas Technology Corp TW2864D Datasheet HTML 100Page - Renesas Technology Corp TW2864D Datasheet HTML 101Page - Renesas Technology Corp TW2864D Datasheet HTML 102Page - Renesas Technology Corp TW2864D Datasheet HTML 103Page - Renesas Technology Corp TW2864D Datasheet HTML 104Page - Renesas Technology Corp TW2864D Datasheet HTML 105Page - Renesas Technology Corp TW2864D Datasheet HTML 106Page - Renesas Technology Corp TW2864D Datasheet HTML 107Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 110 page
background image
TW2864
FN7745 Rev. 0.00
Page 103 of 110
September 28, 2012
SERIAL HOST INTERFACE TIMING
PARAMETER
SYMBOL
MIN
(NOTE 1)
TYP
MAX
(NOTE 1)
UNITS
Bus Free Time between STOP and START
tBF
740
ns
SDAT Setup Time
tsSDAT
100
ns
SDAT Hold Time
thSDAT
50
ns
Setup Time for START Condition
tsSTA
370
ns
Setup Time for STOP Condition
tsSTOP
370
ns
Hold Time for START Condition
thSTA
74
ns
Rise Time for SCLK and SDAT
tR
300
ns
Fall Time for SCLK and SDAT
tF
300
ns
Capacitive Load for Each Bus Line
CBUS
400
pF
LOW Period of SCL
tLOW
0.5
µs
HIGH Period of SCL
tHIGH
0.5
µs
SCLK Clock Frequency
fSCLK
400
KHz
NOTE:
1.
Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
Stop
Start
Data
Stop
Start
SDA
SCL
t
BF
t
hSTA
t
sSTO
t
sSTA
t
sSDAT
t
R
t
F
t
hSDAT
FIGURE 41. SERIAL HOST INTERFACE TIMING
This Serial Host Interface is also supporting old µs (MicroSecond) unit timing chip’s Serial Host Interface by more
higher speed logic design.
All
REV_ID
chips
have
an
equal
Serial
Host
Interface
timing.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com