SC1100 datasheet(81/348 Pages) NSC

81 / 348 page

Revision 1.1

www.national.com

SuperI/O Module (Continued)

External Elements

Choose C1 and C2 capacitors (see Figure 4-5 on page 80)

to match the crystal’s load capacitance. The load capaci-

tance CL “seen” by crystal Y is comprised of C1 in series

with C2 and in parallel with the parasitic capacitance of the

circuit. The parasitic capacitance is caused by the chip

package, board layout and socket (if any), and can vary

from 0 to 10 pF. The rule of thumb in choosing these

capacitors is:

CL = (C1 * C2) / (C1 + C2) + CPARASITIC

Example:

Crystal CL = 10 pF, CPARASITIC = 8.2 pF

C1 = 3.6 pF, C2 = 3.6 pF

Oscillator Tuning

The oscillator starts to generate 32.768 KHz pulses to the

RTC after about 100 msec from when VBAT is higher than

VBATMIN (2.4V) or VSB is higher than VSBMIN (3.0V). The

oscillation amplitude on the X32O pin stabilizes to its final

value (approximately 0.4V peak-to-peak around 0.7V DC)

in about 1 s.

C1 can be trimmed to achieve precisely 32.768 KHz. To

achieve a high time accuracy, use crystal and capacitors

with low tolerance and temperature coefficients.

4.5.2.2

External Oscillator

32.768 KHz can be applied from an external clock source,

as shown in Figure 4-6.

Connections

Connect the clock to the X32I ball, leaving the oscillator

output, X32O, unconnected.

Signal Parameters

The signal levels should conform to the voltage level

requirements for X32I, of square or sine wave of 0.0V to

VCORE amplitude. The signal should have a duty cycle of

approximately 50%. It should be sourced from a battery-

backed source in order to oscillate during power-down.

This assures that the RTC delivers updated time/calendar

information.

4.5.3

Timing Generation

The timing generation function divides the 32.768 KHz

clock by 215 to derive a 1 Hz signal, which serves as the

input for the seconds counter. This is performed by a

divider chain composed of 15 divide-by-two latches, as

shown in Figure 4-7.

Bits [6:4] (DV[2:0]) of the CRA register control the following

functions:

• Normal operation of the divider chain (counting).

• Divider chain reset to 0.

• Oscillator activity when only VBAT power is present

(backup state).

The divider chain can be activated by setting normal opera-

tional mode (bits [6:4] of CRA = 01x or 100). The first

update occurs 500 msec after divider chain activation.

Bits [3:0] of the CRA register select one of the fifteen taps

from the divider chain to be used as a periodic interrupt.

The periodic flag becomes active after half of the pro-

grammed period has elapsed, following divider chain acti-

vation.

See Table 4-18 on page 87 for more details.

Figure 4-6. External Oscillator Connections

Figure 4-7. Divider Chain Control

32.768 KHz

Clock Generator

Internal

External

CLKIN

X32O

To other

modules

Battery

VBAT

OUT

POWER

CF = 0.1 µF

(X32I)

R2 = 30 KΩ

R1 = 30 KΩ

3.3V square wave

32.768 KHz

1Hz

Divider Chain

DV2 DV1 DV0

CRA Register

Oscillator

Enable

X32I

X32O

To other

Reset

modules

SC1100 Datasheet(PDF) 81 Page - National Semiconductor (TI)

SC1100 Datasheet(HTML) 81 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL