Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 248 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 248 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 244Page - Renesas Technology Corp SH7616 Datasheet HTML 245Page - Renesas Technology Corp SH7616 Datasheet HTML 246Page - Renesas Technology Corp SH7616 Datasheet HTML 247Page - Renesas Technology Corp SH7616 Datasheet HTML 248Page - Renesas Technology Corp SH7616 Datasheet HTML 249Page - Renesas Technology Corp SH7616 Datasheet HTML 250Page - Renesas Technology Corp SH7616 Datasheet HTML 251Page - Renesas Technology Corp SH7616 Datasheet HTML 252Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 248 / 935 page
background image
Section 6 User Break Controller (UBC)
Rev. 2.00 Mar 09, 2006 page 222 of 906
REJ09B0292-0200
6.2.15
Break Data Register D (BDRD)
BDRDH
Bit:
15
14
13
12
11
10
9
8
BDD31
BDD30
BDD29
BDD28
BDD27
BDD26
BDD25
BDD24
Initial value:
00
000
000
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
76
543
210
BDD23
BDD22
BDD21
BDD20
BDD19
BDD18
BDD17
BDD16
Initial value:
00
000
000
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
BDRDL
Bit:
15
14
13
12
11
10
9
8
BDD15
BDD14
BDD13
BDD12
BDD11
BDD10
BDD9
BDD8
Initial value:
00
000
000
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
76
543
210
BDD7
BDD6
BDD5
BDD4
BDD3
BDD2
BDD1
BDD0
Initial value:
00
000
000
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Break data register D (BDRD) consists of two 16-bit readable/writable registers: break data
register DH (BDRDH) and break data register DL (BDRDL). BDRDH specifies the upper half
(bits 31 to 16) of the data used as a channel D break condition, and BDRDL specifies the lower
half (bits 15 to 0). The data bus connected to the X/Y memory can also be specified as a break
condition by making a setting in the XYED bit/XYSD bit in break bus cycle register D (BBRD).
When XYED = 1, the upper 16 bits (BDD31 to BDD16) of BDRD specify the X data bus, and the
lower 16 bits (BDD15 to BDD0) specify the Y data bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com