Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 266 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 266 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 262Page - Renesas Technology Corp SH7616 Datasheet HTML 263Page - Renesas Technology Corp SH7616 Datasheet HTML 264Page - Renesas Technology Corp SH7616 Datasheet HTML 265Page - Renesas Technology Corp SH7616 Datasheet HTML 266Page - Renesas Technology Corp SH7616 Datasheet HTML 267Page - Renesas Technology Corp SH7616 Datasheet HTML 268Page - Renesas Technology Corp SH7616 Datasheet HTML 269Page - Renesas Technology Corp SH7616 Datasheet HTML 270Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 266 / 935 page
background image
Section 6 User Break Controller (UBC)
Rev. 2.00 Mar 09, 2006 page 240 of 906
REJ09B0292-0200
6.3.6
Sequential Break
Channel C to Channel D: When SEQ1 in BRCR is set to 0 and SEQ0 is set to 1, a sequential
break occurs when the conditions are met for channel C and then channel D, in that order. This
causes the BRCR condition match flag for each channel to be set to 1.
If the break conditions for channels C and D are met at the same time, and the conditions had not
already been met for channel C, the conditions are considered to be met for channel C alone, in the
same manner as if the conditions were met for channel C first. Also, if the conditions for channel
C have already been met when the break conditions for channels C and D are met at the same
time, the conditions for channel D are considered to be met and a break occurs.
Channel B to Channel C to Channel D: When SEQ1 in BRCR is set to 1 and SEQ0 is set to 0, a
sequential break occurs when the conditions are met for channel B, channel C, and then channel
D, in that order. This causes the BRCR condition match flag for each channel to be set to 1.
If the break conditions for channels B and C are met at the same time, and the conditions had not
already been met for channel B, the conditions are considered to be met for channel B. Also, if the
conditions for channel B have already been met when the break conditions for channels B and C
are met at the same time, the conditions for channel C are considered to be met.
If the break conditions for channels C and D are met at the same time, and the conditions had not
already been met for channel C, the conditions are considered to be met for channel C. Also, if the
conditions for channel C have already been met when the break conditions for channels C and D
are met at the same time, the conditions for channel D are considered to be met and a break
occurs.
Channel A to Channel B to Channel C to Channel D: When SEQ1 in BRCR is set to 1 and
SEQ0 is set to 1, a sequential break occurs when the conditions are met for channel A, channel B,
channel C, and then channel D, in that order. This causes the BRCR condition match flag for each
channel to be set to 1.
If the break conditions for channels A and B are met at the same time, and the conditions had not
already been met for channel A, the conditions are considered to be met for channel A. Also, if the
conditions for channel A have already been met when the break conditions for channels A and B
are met at the same time, the conditions for channel B are considered to be met.
If the break conditions for channels B and C are met at the same time, and the conditions had not
already been met for channel B, the conditions are considered to be met for channel B. Also, if the
conditions for channel B have already been met when the break conditions for channels B and C
are met at the same time, the conditions for channel C are considered to be met.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com