Electronic Components Datasheet Search
  English  ▼

X  

DS26521 Datasheet(PDF) 157 Page - Maxim Integrated Products

Part # DS26521
Description  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 Datasheet(HTML) 157 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 153Page - Maxim Integrated Products DS26521 Datasheet HTML 154Page - Maxim Integrated Products DS26521 Datasheet HTML 155Page - Maxim Integrated Products DS26521 Datasheet HTML 156Page - Maxim Integrated Products DS26521 Datasheet HTML 157Page - Maxim Integrated Products DS26521 Datasheet HTML 158Page - Maxim Integrated Products DS26521 Datasheet HTML 159Page - Maxim Integrated Products DS26521 Datasheet HTML 160Page - Maxim Integrated Products DS26521 Datasheet HTML 161Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
157 of 258
Register Name:
RIM7 (T1 Mode)
Register Description:
Receive Interrupt Mask Register 7 (BOC:FDL)
Register Address:
0A6h
Bit #
7
6
5
4
3
2
1
0
Name
—
—
RRAI-CI
RAIS-CI
RSLC96
RFDLF
BC
BD
Default
0
0
0
0
0
0
0
0
Bit 5: Receive RAI-CI (RRAI-CI).
0 = interrupt masked
1 = interrupt enabled
Bit 4: Receive AIS-CI (RAIS-CI).
0 = interrupt masked
1 = interrupt enabled
Bit 3: Receive SLC-96 (RSLC96).
0 = interrupt masked
1 = interrupt enabled
Bit 2: Receive FDL Register Full (RFDLF).
0 = interrupt masked
1 = interrupt enabled
Bit 1: BOC Clear Event (BC).
0 = interrupt masked
1 = interrupt enabled
Bit 0: BOC Detect Event (BD).
0 = interrupt masked
1 = interrupt enabled
Register Name:
RIM7 (E1 Mode)
Register Description:
Receive Interrupt Mask Register 7 (BOC:FDL)
Register Address:
A6h
Bit #
7
6
5
4
3
2
1
0
Name
—
—
—
—
—
—
Sa6CD
SaXCD
Default
0
0
0
0
0
0
0
0
Bit 1: Sa6 Codeword Detect. This bit will enable the interrupt generated when a valid codeword (per ETS 300
233) is detected in the Sa6 bits.
0 = interrupt masked
1 = interrupt enabled
Bit 0: SaX Change Detect. This bit will enable the interrupt generated when a change of state is detected in any of
the unmasked SaX bit positions. The masked or unmasked SaX bits are selected by the E1RSAIMR register.
0 = interrupt masked
1 = interrupt enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com