Electronic Components Datasheet Search
  English  ▼

X  

DS26521 Datasheet(PDF) 245 Page - Maxim Integrated Products

Part # DS26521
Description  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 Datasheet(HTML) 245 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 241Page - Maxim Integrated Products DS26521 Datasheet HTML 242Page - Maxim Integrated Products DS26521 Datasheet HTML 243Page - Maxim Integrated Products DS26521 Datasheet HTML 244Page - Maxim Integrated Products DS26521 Datasheet HTML 245Page - Maxim Integrated Products DS26521 Datasheet HTML 246Page - Maxim Integrated Products DS26521 Datasheet HTML 247Page - Maxim Integrated Products DS26521 Datasheet HTML 248Page - Maxim Integrated Products DS26521 Datasheet HTML 249Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 245 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
245 of 258
Table 12-4. Transmit AC Characteristics
(VDD = 3.3V ±5%, TA = -40°C to +85°C.) (Note 1) (See Figure 12-9, Figure 12-10, and Figure 12-11.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
(Note 2)
648
TCLK Period
tCP
(Note 3)
488
ns
tCH
125
TCLK Pulse Width
tCL
125
ns
(Note 4)
60
648
TSYSCLK Period
tSP
(Note 5)
60
448
ns
tSH
30
TSYSCLK Pulse Width
tSL
30
ns
TSYNC or TSSYNCIO Setup to TCLK
or TSYSCLK falling
tSU
20
tCH - 5
or
tSH - 5
ns
TSYNC or TSSYNCIO Pulse Width
tPW
(Note 6)
50
ns
488
244
122
TSSYNCIO Pulse Width (Notes 7, 8)
tPW
61
ns
TSER, TSIG Setup to TCLK,
TSYSCLK Falling
tSU
20
ns
TSER, TSIG Hold from TCLK,
TSYSCLK Falling
tHD
20
ns
Delay TCLK to TCHBLK, TCHCLK,
TSYNC
tD2
50
ns
Delay TSYSCLK to TCHCLK, TCHBLK
tD3
50
ns
Delay TCLK to TTIP/TRING
tD4
50
ns
Delay BPCLK to TSSYNCIO (Note 7)
tD5
5
ns
Note 1:
The timing parameters in this table are guaranteed by design (GBD).
Note 2:
T1 Mode.
Note 3:
E1 Mode.
Note 4:
RSYSCLK = 1.544MHz.
Note 5:
RSYSCLK = 2.048MHz.
Note 6:
TSSYNCIO configured as an input (GTCR2.1 = 0).
Note 7:
TSSYNCIO configured as an output (GTCR2.1 = 1).
Note 8:
Varies depending on the frequency of BPCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com