| Electronic Components Datasheet Search |
|
BT8376EPF Datasheet(PDF) 148 Page - Synaptics Incorporated. |
|
|
|||||||||||||||||||||||||||||
BT8376EPF Datasheet(HTML) 148 Page - Synaptics Incorporated. |
|
148 / 323 page ![]() 3.0 Registers Bt8370/8375/8376 3.6 Primary Control and Status Registers Fully Integrated T1/E1 Framer and Line Interface 3-30 Conexant N8370DSE FOUND Frame Search Successful—Active-high indicates the offline framer located the frame alignment according to the selected receive or transmit framer mode. Refer to Table 3-5 for maximum average reframe time. Upon detection of frame alignment, the following occurs: • FOUND goes active-high • RLOF or TLOF is cleared by the online framer, depending on RX/TX direction • the offline framer goes inactive, if no pending reframe requests exist • the RX, TX, or TSB timebase is realigned, depending on the RX/TX direction and the embedded framing mode. If the reframe pulse causes the receive timebase to align to a position that differs from its existing alignment, the change of frame alignment error counter [COFA; addr 05A] increments. Changes of the transmit frame alignment are not detected. NOTE: In E1 receive framer modes, the offline framer also reports intermediate FRED, MRED, and SRED status [ALM3; addr 049] while searching for FAS, MFAS, and CAS alignment, respectively. 0 = no candidate; search active, aborted, or timed out 1 = frame alignment found (1 and only 1 candidate) Table 3-5. Maximum Average Reframe Time (MART) and Framer Timeout Framer Mode MART TIMEOUT (addr 017) Ft 3.5 ms 12 ms ±1 bit Ft + T1DM 1.0 ms 12 ms ±1 bit SF 3.5 ms 12 ms ±1 bit SF + JYEL 4.5 ms 12 ms ±1 bit SF + TIDM 2.0 ms 12 ms ±1 bit SLC 15.0 ms 24 ms ±1 bit ESF 10.0 ms 24 ms ±1 bit ESF + CRC 15.0 ms 24 ms ±1 bit ESF + MIMIC 15.0 ms 24 ms ±1 bit FAS 0.5 ms 8 ms ±125 µs CAS 2.0 ms 8 ms ±125 µs MFAS 10.0 ms 8 ms ±125 µs NOTE(S): MART is defined (per Bellcore TA-0278) as the difference between the time that known good pseudo-random DS1 input is applied, and the time that a valid DS0 signal is observed at the output. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |