TUSB6250 datasheet(8/124 Pages) TI

8 / 124 page

Controller Description

1−1

SLLS535A − January 2004

TUSB6250

Controller Description

The TUSB6250 is a USB 2.0 HS-capable function controller with an integrated UTMI compliant PHY. The

TUSB6250 is intended as a USB 2.0 to ATA/ATAPI bridge for storage devices using a standard ATA or ATAPI

interface.

The TUSB6250 is designed to utilize both the fast performance of the state machine and the programmability

and flexibility of the embedded microcontroller and firmware. With the elaborative balance between the

microcontroller unit (MCU) and the state machine, in addition to its embedded fast MCU (up to 30 MIPS), eight

configurable endpoints, up to 40K bytes of configurable code, and data buffer SRAM, the TUSB6250 provides

a bridge solution to meet both the performance and flexibility requirement of the next generation external

storage devices. With a low power consumption USB 2.0 integrated PHY, the TUSB6250 also enables the true

USB 2.0 high-speed bus-powered application.

1.1

Acronyms and Terms

This section lists and defines some terms and abbreviations used throughout this data manual.

R/O

Read-only. Implies a certain register bit is read only.

W/O

Write-only. Implies a certain register bit is write only. The read operation to this bit normally returns

a zero value.

R/W

Read/write. Implies a certain register bit can be accessed with both write and read operation.

R/C

Read/set-clear. Implies a certain register bit can be read and cleared to its reset default value by

the MCU writing a certain value to it. The write-to-clear value may vary and depends on the

condition defined in a particular register.

W/C

Write/Clear. Implies a register bit can be written to perform certain clear functions defined in a

particular register. The bit value being written to remains active for one clock cycle. It is cleared

thereafter automatically. The read operation to this bit always returns a zero value.

MCU

Microcontroller unit. In this data manual, MCU refers to the microcontroller embedded in the

TUSB6250.

EDB

Endpoint descriptor block. This is a set of registers used to define the characteristics of an endpoint

of a USB device.

UBM

USB buffer manager. This is a major functional block of the TUSB6250.

SPRAM

Single port RAM

Little endian

For the data with multiple bytes, the little endian means that the byte order is organized such that

byte 0 is the least significant byte. The bit order within each individual byte is always the same

regardless of which endianess is used; that is, bit 7 is always the most significant bit.

Big endian

For the data with multiple bytes, the big endian means that the byte order is organized such that

byte 0 is the most significant byte. The bit order within each individual byte is always the same

regardless of which endianess is used; that is, bit 7 is always the most significant bit.

TUSB6250 Datasheet(PDF) 8 Page - Texas Instruments

TUSB6250 Datasheet(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL