SC1100 datasheet(192/348 Pages) NSC

192 / 348 page

www.national.com

192

Revision 1.1

Core Logic Module (Continued)

6:0

Mask.

If bit 7 = 0 (I/O):

Bit 6

0: Disable write cycle tracking.

1: Enable write cycle tracking.

Bit 5

0: Disable read cycle tracking.

1: Enable read cycle tracking.

Bits [4:0] Mask for address bits A[4:0].

If bit 7 = 1 (Memory):

Bits [6:0] Mask for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0] are ignored.

Note:

A "1" in a mask bit means that the address bit is ignored for comparison.

Index CEh

User Defined Device 3 Control Register (R/W)

Reset Value: 00h

Memory or I/O Mapped. Determines how User Defined Device 3 is mapped.

0: I/O.

1: Memory.

6:0

Mask.

If bit 7 = 0 (I/O):

Bit 6

0: Disable write cycle tracking.

1: Enable write cycle tracking.

Bit 5

0: Disable read cycle tracking.

1: Enable read cycle tracking.

Bits [4:0] Mask for address bits A[4:0].

If bit 7 = 1 (Memory):

Bits [6:0] Mask for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0] are ignored.

Note:

A "1" in a mask bit means that the address bit is ignored for comparison.

Index CFh

Reserved

Reset Value: 00h

Index D0h

Software SMI Register (WO)

Reset Value: 00h

7:0

Software SMI. A write to this location generates an SMI. The data written is irrelevant. This register allows software entry

into SMM via normal bus access instructions.

Index D1h-EBh

Reserved

Reset Value: 00h

Index ECh

Timer Test Register (R/W)

Reset Value: 00h

7:0

Timer Test Value. The Timer Test register is intended only for test and debug purposes. It is not intended for setting opera-

tional timebases.

Index EDh-F3h

Reserved

Reset Value: 00h

Index F4h

Second Level PME/SMI Status Register 1 (RC)

Reset Value: 00h

The bits in this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].

Reading this register clears the status at both the second and top levels.

A read-only “Mirror” version of this register exists at F0 Index 84h. If the value of the register must be read without clearing the SMI

source (and consequently deasserting SMI), F0 Index 84h can be read instead.

7:3

Reserved. Reads as 0.

GPWIO2 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO2 pin.

0: No.

1: Yes.

To enable SMI generation:

1) Ensure that GPWIO2 is enabled as an input: F1BAR1+I/O Offset 15h[2] = 0.

2) Set F1BAR1+I/O Offset 15h[6] = 1 to allow SMI generation.

Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support (Continued)

Bit

Description

SC1100 Datasheet(PDF) 192 Page - National Semiconductor (TI)

SC1100 Datasheet(HTML) 192 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL