| Electronic Components Datasheet Search |
|
DSA504RT Datasheet(PDF) 22 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DSA504RT Datasheet(HTML) 22 Page - Microchip Technology |
|
22 / 73 page ![]() DSA504RT Register Map Preliminary Data Sheet © 2025 Microchip Technology Inc. and its subsidiaries DS50004033A - 22 4:0 sel_gpio0_func GPIO0 pin function select. All decodes make GPIO0 an input that controls something except 17-21. 0 = None 1 = OUT0 output enable (GPIO0 = 1 for output enabled, same for enables below) 2 = OUT1 output enable 3 = OUT2 output enable 4 = OUT3 output enable 5 = OUT4 output enable 6 = OUT5 output enable 7 = OUT0-OUT5 output enable 8 = OUT0-OUT2 output enable 9 = OUT3-OUT5 output enable 10 = FS0 (frequency select 0) for back-end (i.e. output) dividers with A vs B frequency plan indicated by sel_bank_bed[5:0] register bits. 11 = FS1 (frequency select 1) (GPIO0 = 0 for A frequency plan, GPIO0 = 1 for B frequency plan for entire device) 12 = Spread spectrum enable for FDIV1 (GPIO0 = 1 for enabled) 13 = Spread spectrum enable for FDIV2 14 = Spread spectrum enable for FDIV1 and FDIV2 15 = Spread spectrum modulation frequency multiple for FDIV1 and FDIV2 (GPIO0 = 0 for 1x, GPIO0 = 1 for 2x) 16 = Reference select (This option is not available on DSA504RT) 17 = PLL loss of lock output 18 = PLL loss of source output 19 = Temperature sensor out of range output 20 = OTP checksum failure output 21 = CLKIN monitor out of range output 28 = Synchronize back end dividers in same frequency plan (A or B) on 0-to-1 transition 30 = Low-power standby mode 31 = I2C client address least-significant bit Only one GPIO can be configured for each input control function. Only one GPIO can be configured to have output enable control for each of OUT0-OUT5. Only one GPIO can be configured to have spread spectrum enable control for each of FDIV1 and FDIV2. OTP failure sets GPIO0=1 but does not stop the device. Address: Name: Default: Type: 0x0052 config_0x52 0x00 R/W Bit Field Function Name Description 7 fusa_clr_lol FUSA FAULT0 PLL_LOL clear trigger signal. 0 = normal operation 0->1 transition clears flag 6:5 fusa_cnt_xclk FUSA FAULT6 CLKMON consecutive hits before setting the flag. 0 = 4 (default) 1 = 8 2 = 16 3 = 32 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |